

PIC18F8722 Family Data Sheet

64/80-Pin, 1-Mbit, Enhanced Flash Microcontrollers with 10-bit A/D and nanoWatt Technology

Preliminary

© 2004 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/80-Pin, 1-Mbit, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Peripheral Highlights:

- Two Master Synchronous Serial Port (MSSP) modules supporting 2/3/4-wire SPI[™] (all 4 modes) and I²C[™] Master and Slave modes
- Two Capture/Compare/PWM (CCP) modules
- Three Enhanced Capture/Compare/PWM (ECCP) modules:
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-Shutdown and Auto-Restart
- Two Enhanced Addressable USART modules:
 - Supports RS-485, RS-232 and LIN 1.2
 - Auto-Wake-up on Start bit
 - Auto-Baud Detect
- 10-bit, up to 16-channel Analog-to-Digital Converter module (A/D)
 - Auto-acquisition capability
 - Conversion available during Sleep
- Dual analog comparators with input multiplexing
- High-current sink/source 25 mA/25 mA
- Four programmable external interrupts
- Four input change interrupts

External Memory Interface (PIC18F8527/8622/8627/8722 only):

- Address capability of up to 2 Mbytes
- 8-bit or 16-bit interface
- 8, 12, 16 and 20-bit Address modes

Power-Managed Modes:


- Run: CPU on, peripherals on
- Idle: CPU off, peripherals on
- Sleep: CPU off, peripherals off
- Idle mode currents down to 15 μA typical
- Sleep current down to 0.2 μA typical
- Timer1 Oscillator: 1.8 μA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA

Special Microcontroller Features:

- C compiler optimized architecture:
 - Optional extended instruction set designed to optimize re-entrant code
- 100,000 erase/write cycle Enhanced Flash
 program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Flash/Data EEPROM Retention: 100 years typical
- · Self-programmable under software control
- · Priority levels for interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s
- Single-Supply In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- Wide operating voltage range: 2.0V to 5.5V
- Fail-Safe Clock Monitor
- Two-Speed Oscillator Start-up
- nanoWatt Technology

| | Prog | ram Memory | Data | Data Memory | | Data Memory | | 10-bit | CCP/ | | MSSI | C | F | tors | it | Bus |
|------------|------------------|-------------------------------|-----------------|-------------------|-----|-------------|-----|--------|------|-----------------------------|-------|-------------|--------------------|----------|----|-----|
| Device | Flash (bytes) | # Single-Word Instructions | SRAM (bytes) | EEPROM (bytes) | I/O | A/D (ch) | | | SPI™ | Master I ² C™ | EUSAR | Comparators | Timers 8/16-bit | External | | |
| PIC18F6527 | 48K | 24576 | 3936 | 1024 | 54 | 12 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Ν | | |
| PIC18F6622 | 64K | 32768 | 3936 | 1024 | 54 | 12 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Ν | | |
| PIC18F6627 | 96K | 49152 | 3936 | 1024 | 54 | 12 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Ν | | |
| PIC18F6722 | 128K | 65536 | 3936 | 1024 | 54 | 12 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Ν | | |
| PIC18F8527 | 48K | 24576 | 3936 | 1024 | 70 | 16 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Y | | |
| PIC18F8622 | 64K | 32768 | 3936 | 1024 | 70 | 16 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Y | | |
| PIC18F8627 | 96K | 49152 | 3936 | 1024 | 70 | 16 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Y | | |
| PIC18F8722 | 128K | 65536 | 3936 | 1024 | 70 | 16 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Y | | |

Pin Diagrams



Pin Diagrams (Continued)




Table of Contents

| 1.0 | Device Overview | 7 |
|------|--|-------|
| 2.0 | Oscillator Configurations | 31 |
| 3.0 | Power-Managed Modes | 41 |
| 4.0 | Reset | 49 |
| 5.0 | Memory Organization | 63 |
| 6.0 | Flash Program Memory | 87 |
| 7.0 | External Memory Bus | 97 |
| 8.0 | Data EEPROM Memory | . 111 |
| 9.0 | 8 x 8 Hardware Multiplier | . 117 |
| 10.0 | Interrupts | |
| | I/O Ports | |
| 12.0 | Timer0 Module | - |
| 13.0 | Timer1 Module | |
| | Timer2 Module | |
| | Timer3 Module | |
| | Timer4 Module | |
| | Capture/Compare/PWM (CCP) Modules | |
| | Enhanced Capture/Compare/PWM (ECCP) Module | |
| | Master Synchronous Serial Port (MSSP) Module | |
| | Enhanced Universal Synchronous Receiver Transmitter (EUSART) | |
| | 10-Bit Analog-to-Digital Converter (A/D) Module | |
| | Comparator Module | |
| 23.0 | Comparator Voltage Reference Module | |
| 24.0 | High/Low-Voltage Detect (HLVD) | |
| 25.0 | Special Features of the CPU | |
| 26.0 | Instruction Set Summary | |
| 27.0 | Development Support | |
| | Electrical Characteristics | |
| | DC and AC Characteristics Graphs and Tables | |
| | Packaging Information | |
| | ndix A: Revision History | |
| | ndix B: Device Differences | |
| | ndix C: Conversion Considerations | |
| | ndix D: Migration From Baseline to Enhanced Devices | |
| | ndix E: Migration From Mid-Range to Enhanced Devices | |
| | ndix F: Migration From High-End to Enhanced Devices | |
| | | |
| | ne Support | |
| | ems Information and Upgrade Hot Line | |
| | er Response | |
| PIC1 | 8F8722 Family Product Identification System | . 445 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F6527 PIC18LF6527
- PIC18F6622 PIC18LF6622
- PIC18F6627 PIC18LF6627
- PIC18F6722 PIC18LF6722
- PIC18F8527 PIC18LF8527
- PIC18F8622 PIC18LF8622
- PIC18F8627 PIC18LF8627
- PIC18F8722 PIC18LF8722

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of highendurance, Enhanced Flash program memory. On top of these features, the PIC18F8722 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F8722 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be significantly reduced.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further.
- **On-the-fly Mode Switching:** The powermanaged modes are invoked by user code during operation, allowing the user to incorporate powersaving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 28.0 "Electrical Characteristics" for values.

1.1.2 EXPANDED MEMORY

The PIC18F8722 family provides ample room for application code and includes members with 48, 64, 96 or 128 Kbytes of code space.

- Data RAM and Data EEPROM: The PIC18F8722 family also provides plenty of room for application data. The devices have 3936 bytes of data RAM, as well as 1024 bytes of data EEPROM, for long term retention of nonvolatile data.
- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles, up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.

1.1.3 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F8722 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which provides an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of 6 user selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.1.4 EXTERNAL MEMORY INTERFACE

In the unlikely event that 128 Kbytes of program memory is inadequate for an application, the PIC18F8527/8622/8627/8722 members of the family also implement an external memory interface. This allows the controller's internal program counter to address a memory space of up to 2 Mbytes, permitting a level of data access that few 8-bit devices can claim.

With the addition of new operating modes, the external memory interface offers many new options, including:

- Operating the microcontroller entirely from external memory
- Using combinations of on-chip and external memory, up to the 2-Mbyte limit
- Using external Flash memory for reprogrammable application code or large data tables
- Using external RAM devices for storing large amounts of variable data

1.1.5 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. This is true when moving between the 64-pin members, between the 80-pin members, or even jumping from 64-pin to 80-pin devices.

1.2 Other Special Features

- **Communications:** The PIC18F8722 family incorporates a range of serial communication peripherals, including 2 independent Enhanced USARTs and 2 Master SSP modules capable of both SPI and I²C (Master and Slave) modes of operation. Also, one of the general purpose I/O ports can be reconfigured as an 8-bit Parallel Slave Port for direct processor-to-processor communications.
- CCP Modules: All devices in the family incorporate two Capture/Compare/PWM (CCP) modules and three Enhanced CCP (ECCP) modules to maximize flexibility in control applications. Up to four different time bases may be used to perform several different operations at once. Each of the three ECCP modules offer up to four PWM outputs, allowing for a total of 12 PWMs. The ECCPs also offer many beneficial features, including polarity selection, Programmable Dead-Time, Auto-Shutdown and Restart and Half-Bridge and Full-Bridge Output modes.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F8722 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 28.0 "Electrical Characteristics" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F8722 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- Flash program memory (48 Kbytes for PIC18F6527/8527 devices, 64 Kbytes for PIC18F6622/8622 devices, 96 Kbytes for PIC18F6627/8627 devices and 128 Kbytes for PIC18F6722/8722).
- 2. A/D channels (12 for 64-pin devices, 16 for 80-pin devices).
- 3. I/O ports (7 bidirectional ports on 64-pin devices, 9 bidirectional ports on 80-pin devices).
- External Memory Bus, configurable for 8 and 16-bit operation, is available on PIC18F8527/ 8622/8627/8722 devices.

All other features for devices in this family are identical. These are summarized in Table 1-2 and Table 1-2.

The pinouts for all devices are listed in Table 1-3 and Table 1-4.


Like all Microchip PIC18 devices, members of the PIC18F8722 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F6627), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF6627), function over an extended VDD range of 2.0V to 5.5V.


| Features | PIC18F6527 | PIC18F6622 | PIC18F6627 | PIC18F6722 |
|--|---------------------------|--|---|--|
| Operating Frequency | DC – 40 MHz | DC – 40 MHz | DC – 40 MHz | DC – 40 MHz |
| Program Memory (Bytes) | ory (Bytes) 48K | | 96K | 128K |
| Program Memory (Instructions) | 24576 | 32768 | 49152 | 65536 |
| Data Memory (Bytes) | 3936 | 3936 | 3936 | 3936 |
| Data EEPROM Memory (Bytes) | 1024 | 1024 | 1024 | 1024 |
| Interrupt Sources | 28 | 28 | 28 | 28 |
| I/O Ports | Ports A, B, C, D, E, F, G | Ports A, B, C, D, E, F, G | Ports A, B, C, D, E, F, G | Ports A, B, C, D, E, F, G |
| Timers | 5 | 5 | 5 | 5 |
| Capture/Compare/PWM 2 Modules | | 2 | 2 | 2 |
| Enhanced Capture/Compare/ 3 PWM Modules | | 3 | 3 | 3 |
| Enhanced USART | 2 | 2 | 2 | 2 |
| Serial Communications MSSP, Enhanced USART | | MSSP, Enhanced USART | MSSP, Enhanced USART | MSSP, Enhanced USART |
| Parallel Communications (PSP) | Yes | Yes | Yes | Yes |
| 10-bit Analog-to-Digital Module | 12 Input Channels | 12 Input Channels | 12 Input Channels | 12 Input Channels |
| Resets (and Delays) Resets (and Delays) POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OS MCLR (optional), WD | | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT |
| Programmable High/Low-Voltage Detect | Yes | Yes | Yes | Yes |
| Programmable Brown-out Reset | Yes | Yes | Yes | Yes |
| Instruction Set 75 Instructions; 83 with Extended Instruction Set enabled | | 75 Instructions; 83 with Extended Instruction Set enabled | 75 Instructions; 83 with Extended Instruction Set enabled | 75 Instructions; 83 with Extended Instruction Set enabled |
| Packages | 64-pin TQFP | 64-pin TQFP | 64-pin TQFP | 64-pin TQFP |

TABLE 1-1: DEVICE FEATURES (PIC18F6527/6622/6627/6722)

| Features | PIC18F8527 | PIC18F8622 | PIC18F8627 | PIC18F8722 |
|---|--|--|--|--|
| Operating Frequency | DC – 40 MHz |
| Program Memory (Bytes) | 48K | 64K | 96K | 128K |
| Program Memory (Instructions) | 24576 | 32768 | 49152 | 65536 |
| Data Memory (Bytes) | 3936 | 3936 | 3936 | 3936 |
| Data EEPROM Memory (Bytes) | 1024 | 1024 | 1024 | 1024 |
| Interrupt Sources | 29 | 29 | 29 | 29 |
| I/O Ports | Ports A, B, C, D, E, F, G, H, J | Ports A, B, C, D, E, F, G, H, J | Ports A, B, C, D, E, F, G, H, J | Ports A, B, C, D, E, F, G, H, J |
| Timers | 5 | 5 | 5 | 5 |
| Capture/Compare/PWM Modules | 2 | 2 | 2 | 2 |
| Enhanced Capture/Compare/ PWM Modules | 3 | 3 | 3 | 3 |
| Enhanced USART | 2 | 2 | 2 | 2 |
| Serial Communications | MSSP, Enhanced USART | MSSP, Enhanced USART | MSSP, Enhanced USART | MSSP, Enhanced USART |
| Parallel Communications (PSP) | Yes | Yes | Yes | Yes |
| 10-bit Analog-to-Digital Module | 16 Input Channels | 16 Input Channels | 16 Input Channels | 16 Input Channels |
| Resets (and Delays) | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT |
| Programmable High/Low-Voltage Detect | Yes | Yes | Yes | Yes |
| Programmable Brown-out Reset | Yes | Yes | Yes | Yes |
| Instruction Set 75 Instructions; 83 with Extended Instruction Set enabled | | 75 Instructions; 83 with Extended Instruction Set enabled | 75 Instructions; 83 with Extended Instruction Set enabled | 75 Instructions; 83 with Extended Instruction Set enabled |
| Packages | 80-pin TQFP | 80-pin TQFP | 80-pin TQFP | 80-pin TQFP |

TABLE 1-2: DEVICE FEATURES (PIC18F8527/8622/8627/8722)





DS39646B-page 12

Preliminary

| Pin Name | Pin Number | Pin | Buffer | Description |
|-----------------------|-------------------|------|-----------|---|
| | TQFP | Туре | Туре | Description |
| RG5/MCLR/Vpp | 7 | | | Master Clear (input) or programming voltage (input). |
| RG5 | | I | ST | Digital input. |
| MCLR | | I | ST | Master Clear (Reset) input. This pin is an active-low Reset to the device. |
| Vpp | | Р | | Programming voltage input. |
| OSC1/CLKI/RA7 OSC1 | 39 | I | ST | Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. |
| | | | 01 | ST buffer when configured in RC mode, CMOS otherwise. |
| CLKI | | I | CMOS | External clock source input. Always associated |
| | | | | with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) |
| RA7 | | I/O | TTL | General purpose I/O pin. |
| OSC2/CLKO/RA6 | 40 | | | Oscillator crystal or clock output. |
| OSC2 | | 0 | — | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. |
| CLKO | | 0 | _ | In RC mode, OSC2 pin outputs CLKO, which has |
| | | | | 1/4 the frequency of OSC1 and denotes the |
| RA6 | | I/O | TTL | instruction cycle rate. General purpose I/O pin. |
| _ | | 1/0 | | |
| | ompatible input | | | CMOS = CMOS compatible input or output |
| | itt Trigger input | | JS levels | Analog = Analog input |
| I = Input | - | | | $O = Output$ $I^2 C^{TM} = I^2 C/SMBus input buffer$ |
| P = Powe | r | | | $I^2C^{TM} = I^2C/SMBus$ input buffer |

Note 1: Default assignment for ECCP2 when configuration bit CCP2MX is set.

| Din Nome | Pin Number | Pin | Buffer | Description | | |
|--|------------|------|--------|-------------------------------------|--|--|
| Pin Name | TQFP | Туре | Туре | Description | | |
| | | | | PORTA is a bidirectional I/O port. | | |
| RA0/AN0 | 24 | | | | | |
| RA0 | | I/O | TTL | Digital I/O. | | |
| AN0 | | I | Analog | Analog input 0. | | |
| RA1/AN1 | 23 | | | | | |
| RA1 | | I/O | TTL | Digital I/O. | | |
| AN1 | | I | Analog | Analog input 1. | | |
| RA2/AN2/VREF- | 22 | | | | | |
| RA2 | | I/O | TTL | Digital I/O. | | |
| AN2 | | I | Analog | Analog input 2. | | |
| Vref- | | I | Analog | A/D reference voltage (low) input. | | |
| RA3/AN3/VREF+ | 21 | | | | | |
| RA3 | | I/O | TTL | Digital I/O. | | |
| AN3 | | | Analog | Analog input 3. | | |
| VREF+ | | I | Analog | A/D reference voltage (high) input. | | |
| RA4/T0CKI | 28 | | | | | |
| RA4 | | I/O | ST | Digital I/O. | | |
| TOCKI | | I | ST | Timer0 external clock input. | | |
| RA5/AN4/HLVDIN | 27 | | | | | |
| RA5 | | I/O | TTL | Digital I/O. | | |
| AN4 | | | Analog | Analog input 4. | | |
| HLVDIN | | I | Analog | High/Low-Voltage Detect input. | | |
| RA6 | | | | See the OSC2/CLKO/RA6 pin. | | |
| RA7 | | | | See the OSC1/CLKI/RA7 pin. | | |
| Legend:TTL = TTL compatible inputCMOS= CMOS compatible input or outputST = Schmitt Trigger input with CMOS levelsAnalog= Analog inputI = InputO= OutputP = Power $l^2 C^{TM}$ = $l^2 C/SMBus$ input buffer | | | | | | |

Note 1: Default assignment for ECCP2 when configuration bit CCP2MX is set.

| Pin Name | Pin Number | Pin | Buffer | Description | |
|---|------------|-----------------|------------------|--|--|
| Pin Name | TQFP | Туре | Туре | Description | |
| | | | | PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. | |
| RB0/INT0/FLT0 RB0 INT0 FLT0 | 48 | I/O I I | TTL ST ST | Digital I/O. External interrupt 0. PWM Fault input for ECCPx. | |
| RB1/INT1 RB1 INT1 | 47 | I/O I | TTL ST | Digital I/O. External interrupt 1. | |
| RB2/INT2 RB2 INT2 | 46 | I/O I | TTL ST | Digital I/O. External interrupt 2. | |
| RB3/INT3 RB3 INT3 | 45 | I/O I | TTL ST | Digital I/O. External interrupt 3. | |
| RB4/KBI0 RB4 KBI0 | 44 | I/O I | TTL TTL | Digital I/O. Interrupt-on-change pin. | |
| RB5/KBI1/PGM RB5 KBI1 PGM | 43 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin. | |
| RB6/KBI2/PGC RB6 KBI2 PGC | 42 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin. | |
| RB7/KBI3/PGD RB7 KBI3 PGD | 37 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. | |
| Legend:TTL = TTL compatible inputCMOSCMOSCMOSCMOScmost bestigger und reerprogramming data pminST = Schmitt Trigger input with CMOS levels $Analog = Analog inputAnalog = Analog inputI = InputO = OutputO = OutputP = PowerI^2 C^{TM} = I^2 C/SMBus input buffer$ | | | | | |

| TABLE 1-3: | PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED) |
|------------|---|
| | |

Note 1: Default assignment for ECCP2 when configuration bit CCP2MX is set.

| Pin Name | Pin Number | Pin | Buffer | Description | | |
|--|------------|-------------------|------------------|---|--|--|
| Pin Name | TQFP | Туре Т | Туре | Description | | |
| | | | | PORTC is a bidirectional I/O port. | | |
| RC0/T1OSO/T13CKI RC0 T1OSO T13CKI | 30 | I/O O I | ST — ST | Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. | | |
| RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2 ⁽¹⁾ | 29 | I/O I I/O | ST CMOS ST | Digital I/O. Timer1 oscillator input. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. | | |
| P2A ⁽¹⁾ | | 0 | _ | ECCP2 PWM output A. | | |
| RC2/ECCP1/P1A RC2 ECCP1 | 33 | I/O I/O | ST ST | Digital I/O. Enhanced Capture 1 input/Compare 1 output/ PWM 1 output. | | |
| P1A | | 0 | — | ECCP1 PWM output A. | | |
| RC3/SCK1/SCL1 RC3 SCK1 SCL1 | 34 | I/O I/O I/O | ST ST ST | Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for I ² C™ mode. | | |
| RC4/SDI1/SDA1 RC4 SDI1 SDA1 | 35 | I/O I I/O | ST ST ST | Digital I/O. SPI data in. I ² C data I/O. | | |
| RC5/SDO1 RC5 SDO1 | 36 | I/O O | ST — | Digital I/O. SPI data out. | | |
| RC6/TX1/CK1 RC6 TX1 CK1 | 31 | I/O O I/O | ST — ST | Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1). | | |
| RC7/RX1/DT1 RC7 RX1 DT1 | 32 | I/O I I/O | ST ST ST | Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1). | | |
| Legend:TTL = TTL compatible inputCMOS= CMOS compatible input or outputST = Schmitt Trigger input with CMOS levelsAnalog= Analog inputI = InputO= OutputP = Power $I^2 C^{TM}$ = $I^2 C/SMBus$ input buffer | | | | | | |

Note 1: Default assignment for ECCP2 when configuration bit CCP2MX is set.

| Din Nama | Pin Number | Pin | Buffer | Description | |
|---|------------|--------------------------|---|--|--|
| Pin Name | TQFP | Туре | Туре | Description | |
| | | | | PORTD is a bidirectional I/O port. | |
| RD0/PSP0 RD0 PSP0 | 58 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | |
| RD1/PSP1 RD1 PSP1 | 55 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | |
| RD2/PSP2 RD2 PSP2 | 54 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | |
| RD3/PSP3 RD3 PSP3 | 53 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | |
| RD4/PSP4/SDO2 RD4 PSP4 SDO2 | 52 | I/O I/O O | ST TTL | Digital I/O. Parallel Slave Port data. SPI data out. | |
| RD5/PSP5/SDI2/SDA2 RD5 PSP5 SDI2 SDA2 | 51 | I/O I/O I I/O | ST TTL ST I ² C/SMB | Digital I/O. Parallel Slave Port data. SPI™ data in. I ² C™ data I/O. | |
| RD6/PSP6/SCK2/SCL2 RD6 PSP6 SCK2 SCL2 | 50 | I/O I/O I/O I/O | ST TTL ST I ² C/SMB | Digital I/O. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode. | |
| RD7/PSP7/ <mark>SS2</mark> RD7 PSP7 SS2 | 49 | I/O I/O I | ST TTL TTL | Digital I/O. Parallel Slave Port data. SPI slave select input. | |
| Legend:TTL = TTL compatible inputCMOS= CMOS compatible input or outputST = Schmitt Trigger input with CMOS levelsAnalog= Analog inputII nputO= OutputPPower I^2C^{TM} = I^2C/SMBus input buffer | | | | | |

Note 1: Default assignment for ECCP2 when configuration bit CCP2MX is set.

| Pin Name | Pin Number | Pin | | Description | | |
|---|------------|---------------|----------------|---|--|--|
| | TQFP | Туре | | Description | | |
| | | | | PORTE is a bidirectional I/O port. | | |
| RE0/RD/P2D RE0 | 2 | I/O | ST | Digital I/O. | | |
| RD P2D | | I O | TTL | Read control for Parallel Slave Port. ECCP2 PWM output D. | | |
| RE1/WR/P2C | 1 | | | | | |
| RE1 WR P2C | | I/O I O | ST TTL — | Digital I/O. Write control for Parallel Slave Port. ECCP2 PWM output C. | | |
| RE2/CS/P2B RE2 CS P2B | 64 | I/O I O | ST TTL | Digital I/O. Chip select control for Parallel Slave Port. ECCP2 PWM output B. | | |
| RE3/P3C RE3 P3C | 63 | I/O O | ST — | Digital I/O. ECCP3 PWM output C. | | |
| RE4/P3B RE4 P3B | 62 | I/O O | ST — | Digital I/O. ECCP3 PWM output B. | | |
| RE5/P1C RE5 P1C | 61 | I/O O | ST — | Digital I/O. ECCP1 PWM output C. | | |
| RE6/P1B RE6 P1B | 60 | I/O O | ST — | Digital I/O. ECCP1 PWM output B. | | |
| RE7/ECCP2/P2A RE7 | 59 | I/O | ST | Digital I/O. | | |
| ECCP2 ⁽²⁾ P2A ⁽²⁾ | | 1/O O | ST | Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. ECCP2 PWM output A. | | |
| P2A ⁽²⁾ O — ECCP2 PWM output A. Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input CMOS = CMOS compatible input or output Analog = Analog input O = Output | | | | | | |

I = Input P = Power

 $I^2 C^{TM} = I^2 C/SMBus$ input buffer

Note 1: Default assignment for ECCP2 when configuration bit CCP2MX is set.

| Din Nome | Pin Number | Pin | Buffer | Description |
|---------------------|--------------------|---------|-----------|--|
| Pin Name | TQFP | Туре | Туре | Description |
| | | | | PORTF is a bidirectional I/O port. |
| RF0/AN5 | 18 | | | |
| RF0 | | I/O | ST | Digital I/O. |
| AN5 | | I | Analog | Analog input 5. |
| RF1/AN6/C2OUT | 17 | | | |
| RF1 | | I/O | ST | Digital I/O. |
| AN6 | | I | Analog | Analog input 6. |
| C2OUT | | 0 | _ | Comparator 2 output. |
| RF2/AN7/C1OUT | 16 | | | |
| RF2 | | I/O | ST | Digital I/O. |
| AN7 | | | Analog | Analog input 7. |
| C1OUT | | 0 | _ | Comparator 1 output. |
| RF3/AN8 | 15 | | | |
| RF3 | | I/O | ST | Digital I/O. |
| AN8 | | I | Analog | Analog input 8. |
| RF4/AN9 | 14 | | | |
| RF4 | | I/O | ST | Digital I/O. |
| AN9 | | I | Analog | Analog input 9. |
| RF5/AN10/CVREF | 13 | | | |
| RF5 | | I/O | ST | Digital I/O. |
| AN10 | | I | Analog | Analog input 10. |
| CVREF | | 0 | Analog | Comparator reference voltage output. |
| RF6/AN11 | 12 | | | |
| RF6 | | I/O | ST | Digital I/O. |
| AN11 | | I | Analog | Analog input 11. |
| RF7/SS1 | 11 | | | |
| RF7 | | I/O | ST | Digital I/O. |
| SS1 | | I | TTL | SPI™ slave select input. |
| | compatible input | | | CMOS = CMOS compatible input or output |
| | mitt Trigger input | with CM | US levels | Analog = Analog input |
| I = Inpu P = Pov | | | | $O = Output$ $I^2C^{TM} = I^2C/SMBus input buffer$ |
| P = P0V | | | | |

Note 1: Default assignment for ECCP2 when configuration bit CCP2MX is set.

| Pin Name | Pin Number | Pin | Buffer | Description | | |
|---|----------------|-----------------|----------------|--|--|--|
| Pin Name | TQFP | Туре | Туре | Description | | |
| | | | | PORTG is a bidirectional I/O port. | | |
| RG0/ECCP3/P3A RG0 ECCP3 | 3 | I/O I/O | ST ST | Digital I/O. Enhanced Capture 3 input/Compare 3 output/ PWM 3 output. | | |
| P3A | | 0 | — | ECCP3 PWM output A. | | |
| RG1/TX2/CK2 RG1 TX2 CK2 | 4 | I/O O I/O | ST — ST | Digital I/O. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2). | | |
| RG2/RX2/DT2 RG2 RX2 DT2 | 5 | I/O I I/O | ST ST ST | Digital I/O. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2). | | |
| RG3/CCP4/P3D RG3 CCP4 P3D | 6 | I/O I/O O | ST ST | Digital I/O. Capture 4 input/Compare 4 output/PWM 4 output. ECCP3 PWM output D. | | |
| RG4/CCP5/P1D RG4 CCP5 P1D | 8 | I/O I/O O | ST ST | Digital I/O. Capture 5 input/Compare 5 output/PWM 5 output. ECCP1 PWM output D. | | |
| RG5 | | | | See RG5/MCLR/VPP pin. | | |
| Vss | 9, 25, 41, 56 | Р | — | Ground reference for logic and I/O pins. | | |
| Vdd | 10, 26, 38, 57 | Р | — | Positive supply for logic and I/O pins. | | |
| AVss | 20 | Р | | Ground reference for analog modules. | | |
| AVdd | 19 | Р | | Positive supply for analog modules. | | |
| Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input | | | | | | |

= Input = Power

- O = Output $I^2 C^{TM} = I^2 C/SME$
- ${}^{2}C^{TM} = I^{2}C/SMBus input buffer$

Note 1: Default assignment for ECCP2 when configuration bit CCP2MX is set.

2: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared.

L

Ρ

| Pin Name | Pin Number | Pin | Buffer | Description | |
|-----------------------|-------------------------------------|------|-------------|---|--|
| Pin Name | TQFP | Туре | Туре | Description | |
| RG5/MCLR/VPP | 9 | | | Master Clear (input) or programming voltage (input). | |
| RG5 | | I | ST | Digital input. | |
| MCLR | | I | ST | Master Clear (Reset) input. This pin is an active-low | |
| | | | | Reset to the device. | |
| Vpp | | Р | | Programming voltage input. | |
| OSC1/CLKI/RA7 | 49 | | | Oscillator crystal or external clock input. | |
| OSC1 | | I | ST | Oscillator crystal input or external clock source input. | |
| | | | | ST buffer when configured in RC mode, CMOS | |
| | | | | otherwise. | |
| CLKI | | I | CMOS | External clock source input. Always associated with | |
| | | | | pin function OSC1. (See related OSC1/CLKI, | |
| | | 1/0 | T TI | OSC2/CLKO pins.) | |
| RA7 | | I/O | TTL | General purpose I/O pin. | |
| OSC2/CLKO/RA6 | 50 | | | Oscillator crystal or clock output. | |
| OSC2 | | 0 | — | Oscillator crystal output. Connects to crystal or | |
| | | 0 | | resonator in Crystal Oscillator mode. | |
| CLKO | | 0 | _ | In RC mode, OSC2 pin outputs CLKO, which has 1/4 the | |
| | | | | frequency of OSC1 and denotes the instruction cycle rate. | |
| RA6 | | I/O | TTL | General purpose I/O pin. | |
| | mnotible incut | | | | |
| | ompatible input tt Trigger input | | | CMOS = CMOS compatible input or output Analog = Analog input | |
| SI = SCIIIIII = Input | tt myger mput | | | O = Output | |
| P = Power | | | | $I^2C^{TM}/SMB = I^2C/SMBus input buffer$ | |

TABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

| Din Nome | Pin Number | Pin | Buffer | Description |
|----------------|--|------|------------|--|
| Pin Name | TQFP | Туре | Туре | Description |
| | | | | PORTA is a bidirectional I/O port. |
| RA0/AN0 | 30 | | | |
| RA0 | | I/O | TTL | Digital I/O. |
| AN0 | | I | Analog | Analog input 0. |
| RA1/AN1 | 29 | | | |
| RA1 | | I/O | TTL | Digital I/O. |
| AN1 | | I | Analog | Analog input 1. |
| RA2/AN2/VREF- | 28 | | | |
| RA2 | | I/O | TTL | Digital I/O. |
| AN2 | | I | Analog | Analog input 2. |
| VREF- | | I | Analog | A/D reference voltage (low) input. |
| RA3/AN3/VREF+ | 27 | | | |
| RA3 | | I/O | TTL | Digital I/O. |
| AN3 | | | Analog | Analog input 3. |
| VREF+ | | I | Analog | A/D reference voltage (high) input. |
| RA4/T0CKI | 34 | | | |
| RA4 | | I/O | ST/OD | Digital I/O. Open-drain when configured as output. |
| TOCKI | | I | ST | Timer0 external clock input. |
| RA5/AN4/HLVDIN | 33 | | | |
| RA5 | | I/O | TTL | Digital I/O. |
| AN4 | | I | Analog | Analog input 4. |
| HLVDIN | | I | Analog | High/Low-Voltage Detect input. |
| RA6 | | | | See the OSC2/CLKO/RA6 pin. |
| RA7 | | | | See the OSC1/CLKI/RA7 pin. |
| | compatible input hitt Trigger input | | IOS levels | $\begin{array}{rcl} CMOS &= CMOS \mbox{ compatible input or output} \\ Analog &= Analog input \\ O &= Output \\ I^2C^{TM}/SMB = I^2C/SMBus input buffer \end{array}$ |

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

| Pin Name | Pin Number | Pin | Buffer | Description |
|---|------------|-----------------|------------------|--|
| Pin Name | TQFP | Туре | Туре | Description |
| | | | | PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. |
| RB0/INT0/FLT0 RB0 INT0 FLT0 | 58 | I/O I I | TTL ST ST | Digital I/O. External interrupt 0. PWM Fault input for ECCPx. |
| RB1/INT1 RB1 INT1 | 57 | I/O I | TTL ST | Digital I/O. External interrupt 1. |
| RB2/INT2 RB2 INT2 | 56 | I/O I | TTL ST | Digital I/O. External interrupt 2. |
| RB3/INT3/ECCP2/P2A RB3 INT3 ECCP2 ⁽¹⁾ | 55 | I/O I O | TTL ST — | Digital I/O. External interrupt 3. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. |
| P2A ⁽¹⁾ | | 0 | _ | ECCP2 PWM output A. |
| RB4/KBI0 RB4 KBI0 | 54 | I/O I | TTL TTL | Digital I/O. Interrupt-on-change pin. |
| RB5/KBI1/PGM RB5 KBI1 PGM | 53 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin. |
| RB6/KBI2/PGC RB6 KBI2 PGC | 52 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin |
| RB7/KBI3/PGD RB7 KBI3 PGD | 47 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. |

P = Power

 $I^2 C^{TM}/SMB = I^2 C/SMB$ us input buffer

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

- 2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

| | Pin Number | Pin | Buffer | _ |
|---|------------------|-------------------|------------------|--|
| Pin Name | TQFP | Туре | Туре | Description |
| | | | | PORTC is a bidirectional I/O port. |
| RC0/T1OSO/T13CKI RC0 T1OSO T13CKI | 36 | I/O O I | ST — ST | Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. |
| RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2 ⁽²⁾ | 35 | I/O I I/O | ST CMOS ST | Digital I/O. Timer1 oscillator input. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. |
| P2A ⁽²⁾ | | 0 | — | ECCP2 PWM output A. |
| RC2/ECCP1/P1A RC2 ECCP1 | 43 | I/O I/O | ST ST | Digital I/O. Enhanced Capture 1 input/Compare 1 output/ PWM 1 output. |
| P1A | | 0 | — | ECCP1 PWM output A. |
| RC3/SCK1/SCL1 RC3 SCK1 SCL1 | 44 | I/O I/O I/O | ST ST ST | Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for I ² C™ mode. |
| RC4/SDI1/SDA1 RC4 SDI1 SDA1 | 45 | I/O I I/O | ST ST ST | Digital I/O. SPI data in. I ² C data I/O. |
| RC5/SDO1 RC5 SDO1 | 46 | I/O O | ST — | Digital I/O. SPI data out. |
| RC6/TX1/CK1 RC6 TX1 CK1 | 37 | I/O O I/O | ST — ST | Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1). |
| RC7/RX1/DT1 RC7 RX1 DT1 | 38 | I/O I I/O | ST ST ST | Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1). |
| I = Input P = Power | tt Trigger input | | | CMOS = CMOS compatible input or output Analog = Analog input O = Output I ² C TM /SMB = I ² C/SMBus input buffer ration bit CCP2MX is cleared (all operating modes except |

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

| Din Marra | Pin Number | Pin | Buffer | Description |
|--|-------------------------|--------------------------|--|---|
| Pin Name | TQFP Type Type Descript | | Description | |
| | | | | PORTD is a bidirectional I/O port. |
| RD0/AD0/PSP0 RD0 AD0 PSP0 | 72 | I/O I/O I/O | ST TTL TTL | Digital I/O. External memory address/data 0. Parallel Slave Port data. |
| RD1/AD1/PSP1 RD1 AD1 PSP1 | 69 | I/O I/O I/O | ST TTL TTL | Digital I/O. External memory address/data 1. Parallel Slave Port data. |
| RD2/AD2/PSP2 RD2 AD2 PSP2 | 68 | I/O I/O I/O | ST TTL TTL | Digital I/O. External memory address/data 2. Parallel Slave Port data. |
| RD3/AD3/PSP3 RD3 AD3 PSP3 | 67 | I/O I/O I/O | ST TTL TTL | Digital I/O. External memory address/data 3. Parallel Slave Port data. |
| RD4/AD4/PSP4/SDO2 RD4 AD4 PSP4 SDO2 | 66 | I/O I/O I/O O | ST TTL TTL — | Digital I/O. External memory address/data 4. Parallel Slave Port data. SPI™ data out. |
| RD5/AD5/PSP5/ SDI2/SDA2 RD5 AD5 PSP5 SDI2 SDA2 | 65 | I/O I/O I I/O | ST TTL TTL ST I ² C/SMB | Digital I/O. External memory address/data 5. Parallel Slave Port data. SPI data in. I ² C™ data I/O. |
| RD6/AD6/PSP6/ SCK2/SCL2 RD6 AD6 PSP6 SCK2 SCL2 | 64 | I/O I/O I/O I/O | ST TTL TTL ST I ² C/SMB | Digital I/O. External memory address/data 6. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode. |
| RD7/AD7/PSP7/SS2 RD7 AD7 <u>PSP</u> 7 SS2 | 63 | I/O I/O I/O I | ST TTL TTL TTL | Digital I/O. External memory address/data 7. Parallel Slave Port data. SPI slave select input. |

- Р
 - = Power

 $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

- 2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

| Pin Name | Pin Number | Pin B | Buffer | Description |
|---|------------------|----------------------|-----------------------|---|
| Pin Name | TQFP | Туре | Туре | Description |
| | | | | PORTE is a bidirectional I/O port. |
| RE0/AD8/RD/P2D RE0 AD8 RD P2D | 4 | I/O I/O I O | ST TTL TTL — | Digital I/O. External memory address/data 8. Read control for Parallel Slave Port. ECCP2 PWM output D. |
| RE1/AD9/WR/P2C RE1 AD9 WR P2C | 3 | I/O I/O I O | ST TTL TTL — | Digital I/O. External memory address/data 9. Write control for Parallel Slave Port. ECCP2 PWM output C. |
| RE2/AD10/CS/P2B RE2 AD10 CS P2B | 78 | I/O I/O I O | ST TTL TTL — | Digital I/O. External memory address/data 10. Chip select control for Parallel Slave Port. ECCP2 PWM output B. |
| RE3/AD11/P3C RE3 AD11 P3C ⁽⁴⁾ | 77 | I/O I/O O | ST TTL | Digital I/O. External memory address/data 11. ECCP3 PWM output C. |
| RE4/AD12/P3B RE4 AD12 P3B ⁽⁴⁾ | 76 | I/O I/O O | ST TTL | Digital I/O. External memory address/data 12. ECCP3 PWM output B. |
| RE5/AD13/P1C RE5 AD13 P1C ⁽⁴⁾ | 75 | I/O I/O O | ST TTL | Digital I/O. External memory address/data 13. ECCP1 PWM output C. |
| RE6/AD14/P1B RE6 AD14 P1B ⁽⁴⁾ | 74 | I/O I/O O | ST TTL | Digital I/O. External memory address/data 14. ECCP1 PWM output B. |
| RE7/AD15/ECCP2/P2A RE7 AD15 ECCP2 ⁽³⁾ | 73 | I/O I/O I/O | ST TTL ST | Digital I/O. External memory address/data 15. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. |
| P2A ⁽³⁾ | | 0 | — | ECCP2 PWM output A. |
| I = Input P = Power | tt Trigger input | with CM | | $CMOS = CMOS \text{ compatible input or output}$ $Analog = Analog \text{ input}$ $O = Output$ $I^2C^{TM}/SMB = I^2C/SMBus \text{ input buffer}$ ration bit CCP2MX is cleared (all operating modes except) |

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

| Pin Name | Pin Number | Pin | Buffer | Description | |
|---|------------|---------------|------------------------|--|--|
| Pin Name | TQFP | Туре | Туре | Description | |
| | | | | PORTF is a bidirectional I/O port. | |
| RF0/AN5 RF0 AN5 | 24 | I/O I | ST Analog | Digital I/O. Analog input 5. | |
| RF1/AN6/C2OUT RF1 AN6 C2OUT | 23 | I/O I O | ST Analog — | Digital I/O. Analog input 6. Comparator 2 output. | |
| RF2/AN7/C1OUT RF2 AN7 C1OUT | 18 | I/O I O | ST Analog — | Digital I/O. Analog input 7. Comparator 1 output. | |
| RF3/AN8 RF3 AN8 | 17 | I/O I | ST Analog | Digital I/O. Analog input 8. | |
| RF4/AN9 RF4 AN9 | 16 | I/O I | ST Analog | Digital I/O. Analog input 9. | |
| RF5/AN10/CVREF RF5 AN10 CVREF | 15 | I/O I O | ST Analog Analog | Digital I/O. Analog input 10. Comparator reference voltage output. | |
| RF6/AN11 RF6 AN11 | 14 | I/O I | ST Analog | Digital I/O. Analog input 11. | |
| RF7/ <u>SS1</u> <u>RF7</u> <u>SS1</u> | 13 | I/O I | ST TTL | Digital I/O. SPI™ slave select input. | |
| | | | IOS levels | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | |

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

| Din Nome | Pin Number Pin | Pin | Pin Buffer | Description | |
|------------------------------------|--------------------------------------|-----------------|----------------|---|--|
| Pin Name | TQFP | Туре | Туре | Description | |
| | | | | PORTG is a bidirectional I/O port. | |
| RG0/ECCP3/P3A RG0 ECCP3 | 5 | I/O I/O | ST ST | Digital I/O. Enhanced Capture 3 input/Compare 3 output/ PWM 3 output. | |
| P3A | | 0 | — | ECCP3 PWM output A. | |
| RG1/TX2/CK2 RG1 TX2 CK2 | 6 | I/O O I/O | ST — ST | Digital I/O. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2). | |
| RG2/RX2/DT2 RG2 RX2 DT2 | 7 | I/O I I/O | ST ST ST | Digital I/O. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2). | |
| RG3/CCP4/P3D RG3 CCP4 P3D | 8 | I/O I/O O | ST ST | Digital I/O. Capture 4 input/Compare 4 output/PWM 4 output. ECCP3 PWM output D. | |
| RG4/CCP5/P1D RG4 CCP5 P1D | 10 | I/O I/O O | ST ST | Digital I/O. Capture 5 input/Compare 5 output/PWM 5 output. ECCP1 PWM output D. | |
| RG5 | | | | See RG5/MCLR/VPP pin. | |
| | ompatible input itt Trigger input | | IOS levels | $CMOS = CMOS \text{ compatible input or output}$ $Analog = Analog \text{ input}$ $O = Output$ $I^2C^{TM}/SMB = I^2C/SMBus \text{ input buffer}$ | |
| Note 1: Alternate assi | gnment for ECC | CP2 whe | en configu | ration bit CCP2MX is cleared (all operating modes except | |

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

Microcontroller mode).

| Type I/O I/O I/O I/O I/O I/O I/O I/O I/O | Type ST TTL ST TTL ST TTL ST TTL | Description PORTH is a bidirectional I/O port. Digital I/O. External memory address/data 16. Digital I/O. External memory address/data 17. Digital I/O. External memory address/data 18. Digital I/O. External memory address/data 19. |
|--|--|---|
| 1/0 1/0 1/0 1/0 1/0 | TTL ST TTL ST TTL ST | Digital I/O. External memory address/data 16. Digital I/O. External memory address/data 17. Digital I/O. External memory address/data 18. Digital I/O. |
| 1/0 1/0 1/0 1/0 1/0 | TTL ST TTL ST TTL ST | External memory address/data 16. Digital I/O. External memory address/data 17. Digital I/O. External memory address/data 18. Digital I/O. |
| 1/0 1/0 1/0 | TTL ST TTL ST | External memory address/data 17. Digital I/O. External memory address/data 18. Digital I/O. |
| I/O I/O | TTL ST | External memory address/data 18. Digital I/O. |
| | | |
| | 1 | |
| I/O I O | ST Analog — | Digital I/O. Analog input 12. ECCP3 PWM output C. |
| I/O I O | ST Analog — | Digital I/O. Analog input 13. ECCP3 PWM output B. |
| I/O I O | ST Analog — | Digital I/O. Analog input 14. ECCP1 PWM output C. |
| I/O I O | ST Analog — | Digital I/O. Analog input 15. ECCP1 PWM output B. |
| | I 0 1/0 1 0 1/0 1 0 0 | I Analog O — I/O ST I Analog O — I/O ST I Analog O — |

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

| Din Nama | Pin Number | Pin | Buffer | Description | |
|-----------------------|-----------------|----------|------------|---|--|
| Pin Name | TQFP | Туре | Туре | Description | |
| | | | | PORTJ is a bidirectional I/O port. | |
| RJ0/ALE RJ0 ALE | 62 | I/O O | SТ — | Digital I/O. External memory address latch enable. | |
| RJ1/OE RJ1 OE | 61 | I/O O | ST — | Digital I/O. External memory output enable. | |
| RJ2/WRL RJ2 WRL | 60 | I/O O | ST — | Digital I/O. External memory write low control. | |
| RJ3/WRH RJ3 WRH | 59 | I/O O | ST — | Digital I/O. External memory write high control. | |
| RJ4/BA0 RJ4 BA0 | 39 | I/O O | SТ — | Digital I/O. External memory byte address 0 control. | |
| RJ5/CE RJ4 CE | 40 | I/O O | SТ — | Digital I/O External memory chip enable control. | |
| RJ6/LB RJ6 LB | 41 | I/O O | SТ — | Digital I/O. External memory low byte control. | |
| RJ7/UB RJ7 UB | 42 | I/O O | ST — | Digital I/O. External memory high byte control. | |
| Vss | 11, 31, 51, 70 | Р | — | Ground reference for logic and I/O pins. | |
| Vdd | 12, 32, 48, 71 | Р | — | Positive supply for logic and I/O pins. | |
| AVss | 26 | Р | — | Ground reference for analog modules. | |
| AVdd | 25 | Р | — | Positive supply for analog modules. | |
| | ompatible input | with CM | IOS levels | CMOS = CMOS compatible input or output Analog = Analog input | |

PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-4:**

0 = Output

= Input Ρ = Power

L

 $I^2C^{TM}/SMB = I^2C/SMB$ us input buffer

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18F8722 family of devices can be operated in ten different oscillator modes. The user can program the configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor with Fosc/4 output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 output
- 10. ECIO External Clock with I/O on RA6

2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)




TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

| Typical Capacitor Values Used: | | | | | | |
|--------------------------------|----------|-------|-------|--|--|--|
| Mode | Freq | OSC1 | OSC2 | | | |
| XT | 3.58 MHz | 22 pF | 22 pF | | | |
| A | | | | | | |

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588 PICmicro[®] Microcontroller Oscillator Design Guide
- AN826 Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices
- AN849 Basic PICmicro[®] Oscillator Design
- AN943 Practical PICmicro[®] Oscillator Analysis and Design
- AN949 Making Your Oscillator Work

See the notes following Table 2-2 for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode, rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor may be placed between the OSC2 pin and the resonator. As а good starting point, the recommended value of Rs is 330Ω .

TABLE 2-2:CAPACITOR SELECTION FOR
QUARTZ CRYSTALS

| Osc Type | Crystal Freq | Typical Capacitor Values Tested: | |
|----------|-------------------------------------|---|---|
| | | C1 | C2 |
| LP | 32 kHz | 22 pF | 22 pF |
| XT | 1 MHz 4 MHz | 22 pF 22 pF | 22 pF 22 pF |
| HS | 4 MHz 10 MHz 20 MHz 25 MHz | 22 pF 22 pF 22 pF 22 pF 22 pF | 22 pF 22 pF 22 pF 22 pF 22 pF |

Capacitor values are for design guidance only.


Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588 PICmicro[®] Microcontroller Oscillator Design Guide
- AN826 Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices
- AN849 Basic PICmicro[®] Oscillator Design
- AN943 Practical PICmicro[®] Oscillator Analysis and Design
- AN949 Making Your Oscillator Work

See the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 2: When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
 - **5:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2. When operated in this mode, parameters D033 and D043 apply.




2.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.

FIGURE 2-3:


EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-4 shows the pin connections for the ECIO Oscillator mode. When operated in this mode, parameters D033A and D043A apply.



EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



2.4 RC Oscillator

For timing insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors:


- supply voltage
- values of the external resistor (REXT) and capacitor (CEXT)
- · operating temperature

Given the same device, operating voltage and temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as:

- normal manufacturing variation
- difference in lead frame capacitance between package types (especially for low CEXT values)
- variations within the tolerance of limits of REXT and \mbox{Cext}


In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-5 shows how the R/C combination is connected.





The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).





2.5 PLL Frequency Multiplier


A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

2.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz. The PLLEN bit is not available when this mode is configured as the primary clock source.

The PLL is only available to the crystal oscillator when the FOSC3:FOSC0 configuration bits are programmed for HSPLL mode (= 0110).





2.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block when the internal oscillator block is configured as the primary clock source. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 2.6.4 "PLL in INTOSC Modes"**.

2.6 Internal Oscillator Block

The PIC18F8722 family of devices includes an internal oscillator block which generates two different clock signals; either can be used as the microcontroller's clock source. This may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected. The INTOSC output can also be enabled when 31 kHz is selected, depending on the INTSRC bit (OSCTUNE<7>).

The other clock source is the internal RC oscillator (INTRC), which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 25.0 "Special Features of the CPU".


The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 39).


2.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 (see Figure 2-8) for digital input and output.
- · In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6 (see Figure 2-9), both for digital input and output.







I/O (OSC1) RA7 🚽 PIC18FXXXX I/O (OSC2)

2.6.2 INTOSC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8 MHz.

The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC or vice versa.

2.6.3 **OSCTUNE REGISTER**


The INTOSC output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to TUN4:TUN0 (OSCTUNE<4:0>) in the OSCTUNE register (Register 2-1).

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. The INTRC is not affected by OSCTUNE.

The OSCTUNE register also implements the INTSRC (OSCTUNE<7>) and PLLEN (OSCTUNE<6>) bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in Section 2.7.1 "Oscillator Control Register".

The PLLEN bit controls the operation of the Phase Locked Loop (PLL) in internal oscillator modes (see Figure 2-10).

FIGURE 2-10: INTOSC AND PLL BLOCK DIAGRAM



RA6 <

2.6.4 PLL IN INTOSC MODES

The 4x Phase Locked Loop (PLL) can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with the internal oscillator sources. When enabled, the PLL produces a clock speed of 16 MHz or 32 MHz.

Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation.

The PLL is available when the device is configured to use the internal oscillator block as its primary clock source (FOSC3:FOSC0 = 1001 or 1000). Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 8 MHz (OSCCON<6:4> = 111 or 110). If both of these conditions are not met, the PLL is disabled and the PLLEN bit remains clear (writes are ignored).

2.6.5 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes and can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. Depending on the device, this may have no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 2.6.5.1 "Compensating with the EUSART", Section 2.6.5.2 "Compensating with the Timers" and Section 2.6.5.3 "Compensating with the CCP Module in Capture Mode" but other techniques may be used.

REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

| | 0001011 | COOLEATOR TORING REGISTER | | | | | | | | | | |
|---------|---------------------------|--|---------------|-------------|---------------|-------|-------|--------|--|--|--|--|
| | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| | INTSRC | PLLEN ⁽¹⁾ | _ | TUN4 | TUN3 | TUN2 | TUN1 | TUN0 | | | | |
| | bit 7 | · · | | | · | | | bit 0 | | | | |
| oit 7 | INTSRC: Ir | nternal Oscilla | ator Low-Fr | requency Sc | ource Select | bit | | | | | | |
| | | kHz device cl z device clock | | | | | | abled) | | | | |
| bit 6 | PLLEN: Fr | equency Mult | iplier PLL f | for INTOSC | Enable bit(1) |) | | | | | | |
| | | habled for INT | | | | | | | | | | |
| | Note 1: | Note 1: Available only in certain oscillator configurations; otherwise, this bit is unavailable and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes" for details. | | | | | | | | | | |
| bit 5 | Unimplem | ented: Read | as '0' | | | | | | | | | |
| bit 4-0 | TUN4:TUN | TUN4:TUN0: Frequency Tuning bits | | | | | | | | | | |
| | 01111 = Maximum frequency | | | | | | | | | | | |
| | • | • • | | | | | | | | | | |
| | • | • • | | | | | | | | | | |
| | | 00001 | | | | | | | | | | |
| | | 00000 = Center frequency. Oscillator module is running at the calibrated frequency. | | | | | | | | | | |
| | • | 11111 | | | | | | | | | | |
| | • | • • | | | | | | | | | | |
| | 10000 = M | 10000 = Minimum frequency | | | | | | | | | | |
| | | | , | | | | | | | | | |
| | I a manual. | | | | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented b | it, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

2.6.5.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

2.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is much greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

2.6.5.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

2.7 Clock Sources and Oscillator Switching

The PIC18F8722 family of devices includes a feature that allows the device clock source to be switched from the main oscillator to an alternate clock source. These devices also offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 configuration bits. The details of these modes are covered earlier in this chapter. The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

The PIC18F8722 family of devices offers the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a real-time clock.


Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 13.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F8722 family of devices are shown in Figure 2-11. See **Section 25.0 "Special Features of the CPU"** for Configuration register details.

FIGURE 2-11: PIC18F8722 FAMILY CLOCK DIAGRAM



2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC3:FOSC0 configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after either of the SCSI:SCSO bits are changed, following a brief clock transition interval. The SCS bits are reset on all forms of Reset.

The Internal Oscillator Frequency Select bits (IRCF2:IRCF0) select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source (31 kHz), the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When a nominal output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source derived from the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source and disables the INTOSC to reduce current consumption.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Additionally, the INTOSC source will already be stable should a switch to a higher frequency be needed quickly. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer and PLL Start-up Timer (if enabled) have timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable. The IDLEN bit controls whether the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0 "Power-Managed Modes"**.

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before selecting the secondary clock source or a very long delay may occur while the Timer1 oscillator starts.

2.7.2 OSCILLATOR TRANSITIONS

The PIC18F8722 family of devices contains circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes"**.

PIC18F8722 FAMILY

REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

| R/W-0 | R/W-1 | R/W-0 | R/W-0 | R ⁽¹⁾ | R-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|------------------|------|-------|-------|
| IDLEN | IRCF2 | IRCF1 | IRCF0 | OSTS | IOFS | SCS1 | SCS0 |
| bit 7 | | | | | | | bit 0 |

bit 7 IDLEN: Idle Enable bit

1 = Device enters an Idle mode when a SLEEP instruction is executed

 ${\tt 0}$ = Device enters Sleep mode when a ${\tt SLEEP}$ instruction is executed

bit 6-4 IRCF2:IRCF0: Internal Oscillator Frequency Select bits⁽⁵⁾

111 = 8 MHz (INTOSC drives clock directly)

110 = 4 MHz

- 101 = 2 MHz
- 100 = 1 MHz⁽³⁾
- 011 = 500 kHz 010 = 250 kHz
- 010 = 250 KHz
- 001 = 125 kHz

000 = 31 kHz (from either INTOSC/256 or INTRC directly)⁽²⁾

- bit 3 **OSTS:** Oscillator Start-up Time-out Status bit⁽¹⁾
 - 1 = Oscillator Start-up Timer (OST) time-out has expired; primary oscillator is running
 - 0 = Oscillator Start-up Timer (OST) time-out is running; primary oscillator is not ready
- bit 2 IOFS: INTOSC Frequency Stable bit
 - 1 = INTOSC frequency is stable
 - 0 = INTOSC frequency is not stable
- bit 1-0 SCS1:SCS0: System Clock Select bits⁽⁴⁾
 - 1x = Internal oscillator block
 - 01 = Secondary (Timer1) oscillator
 - 00 = Primary oscillator
 - **Note 1:** Reset state depends on state of the IESO configuration bit.
 - 2: Source selected by the INTSRC bit (OSCTUNE<7>), see text.
 - 3: Default output frequency of INTOSC on Reset.
 - 4: Modifying the SCSI:SCSO bits will cause an immediate clock source switch.
 - **5:** Modifying the IRCF3:IRCF0 bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks.

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

2.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the configured oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin in crystal oscillator modes) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the powermanaged mode (see Section 25.2 "Watchdog Timer (WDT)" and Section 25.4 "Fail-Safe Clock Monitor" for more information). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output. The INTOSC output is also enabled for Two-Speed Start-up at 1 MHz after Resets and when configured for wake from Sleep mode.

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a realtime clock. Other features may be operating that do not require a device clock source (i.e., SSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in Section 28.2 "DC Characteristics".

2.9 Power-up Delays

Power-up delays are controlled by two or three timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT) which provides a fixed delay on power-up (parameter 33, Table 28-12). It is enabled by clearing (= 0) the PWRTEN configuration bit (CONFIG2L<0>).

2.9.1 DELAYS FOR POWER-UP AND RETURN TO PRIMARY CLOCK

The second timer is the Oscillator Start-up Timer (OST), intended to delay execution until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, a third timer delays execution for an additional 2 ms following the HS mode OST delay, so the PLL can lock to the incoming clock frequency. At the end of these delays, the OSTS bit (OSCCON<3>) is set.

There is a delay of interval TCSD (parameter 38, Table 28-12), once execution is allowed to start, when the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

| OSC Mode | OSC1 Pin | OSC2 Pin |
|---------------|---|---|
| RC, INTIO1 | Floating, external resistor pulls high | At logic low (clock/4 output) |
| RCIO | Floating, external resistor pulls high | Configured as PORTA, bit 6 |
| INTIO2 | Configured as PORTA, bit 7 | Configured as PORTA, bit 6 |
| ECIO | Floating, driven by external clock | Configured as PORTA, bit 6 |
| EC | Floating, driven by external clock | At logic low (clock/4 output) |
| LP, XT and HS | Feedback inverter disabled at quiescent voltage level | Feedback inverter disabled at quiescent voltage level |

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-2 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

3.0 POWER-MANAGED MODES

The PIC18F8722 family of devices offers a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several powersaving features offered on previous PICmicro devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PICmicro devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC3:FOSC0 configuration bits
- the secondary clock (the Timer1 oscillator)
- the internal oscillator block (for INTOSC modes)

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in Section 3.1.3 "Clock Transitions and Status Indicators" and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

| Mada | oscco | ON Bits | Module | Clocking | Available Clock and Oscillator Source | | | | | |
|----------|-------------------------|----------|-----------------|----------|--|--|--|--|--|--|
| Mode | IDLEN<7> ⁽¹⁾ | SCS<1:0> | CPU Peripherals | | Available Clock and Oscillator Source | | | | | |
| Sleep | 0 | N/A | Off | Off | None – All clocks are disabled | | | | | |
| PRI_RUN | N/A | 00 | Clocked | Clocked | Primary – LP, XT, HS, HSPLL, RC, EC and Internal Oscillator Block ⁽²⁾ . This is the normal full power execution mode. | | | | | |
| SEC_RUN | N/A | 01 | Clocked | Clocked | Secondary – Timer1 Oscillator | | | | | |
| RC_RUN | N/A | lx | Clocked | Clocked | Internal Oscillator Block ⁽²⁾ | | | | | |
| PRI_IDLE | 1 | 0 0 | Off | Clocked | Primary – LP, XT, HS, HSPLL, RC, EC | | | | | |
| SEC_IDLE | 1 | 01 | Off | Clocked | Secondary – Timer1 Oscillator | | | | | |
| RC_IDLE | 1 | 1x | Off | Clocked | Internal Oscillator Block ⁽²⁾ | | | | | |

TABLE 3-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering another INTOSC powermanaged mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see **Section 25.3 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 2.7.1 "Oscillator Control Register"**).


3.2.2 SEC_RUN MODE


The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started; in such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.





3.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended. This mode is entered by setting the SCS1 bit to '1'. Although it is ignored, it is recommended that the SCS0 bit also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.


Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.

If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST (parameter 39, Table 28-12).


If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.









3.3 Sleep Mode

The power-managed Sleep mode in the PIC18F8722 family of devices is identical to the legacy Sleep mode offered in all other PICmicro devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 25.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.


Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 28-12) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.

FIGURE 3-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE







3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD (parameter 39, Table 28-12) is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).

3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS1:SCS0 bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.





FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set, after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 28-12). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD (parameter 38, Table 28-12) following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see **Section 10.0 "Interrupts"**).

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 25.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 25.3 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 25.4 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 3-2:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

| Clock Source before Wake-up | Clock Source after Wake-up | Exit Delay | Clock Ready Status Bit (OSCCON) | |
|--------------------------------|-------------------------------|---------------------------------------|------------------------------------|--|
| | LP, XT, HS | | | |
| Primary Device Clock | HSPLL | T _{CSD} (1) | OSTS | |
| (PRI_IDLE mode) | EC, RC | 1030() | | |
| | INTOSC ⁽²⁾ | | IOFS | |
| | LP, XT, HS | Tost ⁽³⁾ | | |
| T1OSC or INTRC | HSPLL | Tost + t _{rc} (3) | OSTS | |
| | EC, RC | Tcsd ⁽¹⁾ | | |
| | INTOSC ⁽²⁾ | TIOBST ⁽⁴⁾ | IOFS | |
| | LP, XT, HS | Tost ⁽⁴⁾ | | |
| INTOSC ⁽²⁾ | HSPLL | Tost + t _{rc} ⁽³⁾ | OSTS | |
| | EC, RC | Tcsd(1) | | |
| | INTOSC ⁽²⁾ | None | IOFS | |
| | LP, XT, HS | Tost ⁽³⁾ | | |
| None | HSPLL | Tost + t _{rc} (3) | OSTS | |
| (Sleep mode) | EC, RC | TCSD ⁽¹⁾ | | |
| | INTOSC ⁽²⁾ | TIOBST ⁽⁴⁾ | IOFS | |

Note 1: TCSD (parameter 38, Table 28-12) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see **Section 3.4** "**Idle Modes**").

2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies. On Reset, INTOSC defaults to 1 MHz.

3: TOST is the Oscillator Start-up Timer (parameter 32, Table 28-12). t_{rc} is the PLL Lock-out Timer (parameter F12, Table 28-7); it is also designated as TPLL.

4: Execution continues during TIOBST (parameter 39, Table 28-12), the INTOSC stabilization period.

4.0 RESET

The PIC18F8722 family of devices differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset


This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.3.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 25.2 "Watchdog Timer (WDT)". A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6** "**Reset State of Registers**".

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 10.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".





PIC18F8722 FAMILY

REGISTER 4-1: RCON: RESET CONTROL REGISTER R/W-1⁽¹⁾ R/W-0⁽²⁾ R/W-0 U-0 R/W-1 R-1 R-1 R/W-0 SBOREN TO PD POR **IPEN** RI BOR bit 7 bit 0 bit 7 IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) SBOREN: BOR Software Enable bit⁽¹⁾ bit 6 If BOREN1:BOREN0 = 01: 1 = BOR is enabled 0 = BOR is disabled If BOREN1:BOREN0 = 00, 10 or 11: Bit is disabled and read as '0'. bit 5 Unimplemented: Read as '0' bit 4 RI: RESET Instruction Flag bit 1 = The RESET instruction was not executed (set by firmware only) 0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs) bit 3 TO: Watchdog Time-out Flag bit 1 = Set by power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down Detection Flag bit bit 2 1 = Set by power-up or by the CLRWDT instruction 0 = Set by execution of the SLEEP instruction POR: Power-on Reset Status bit⁽²⁾ bit 1 1 = A Power-on Reset has not occurred (set by firmware only) 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) bit 0 BOR: Brown-out Reset Status bit 1 = A Brown-out Reset has not occurred (set by firmware only) 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'. 2: The actual Reset value of POR is determined by the type of device Reset. See the notes following this register and Section 4.6 "Reset State of Registers" for additional information. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Note 1: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after POR).

4.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

In the PIC18F8722 family of devices, the MCLR input can be disabled with the MCLRE configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 11.5 "PORTE, TRISE and LATE Registers"** for more information.

4.3 **Power-on Reset (POR)**

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.


To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004, "Section **28.2** "**DC Characteristics: Power-Down and Supply Current**"). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the $\overrightarrow{\text{POR}}$ bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. $\overrightarrow{\text{POR}}$ is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.

FIGURE 4-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)⁽¹⁾



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - **2:** $R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 \ge 1 \ k\Omega$ will limit any current flowing into \overline{MCLR} from external capacitor C, in the event of \overline{MCLR}/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

4.4 Brown-out Reset (BOR)

The PIC18F8722 family of devices implements a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any values of BOREN1:BOREN0, except '00'), any drop of VDD below VBOR (parameter D005, **Section 28.1 "DC Characteristics"**) for greater than TBOR (parameter 35, Table 28-12) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33, Table 28-12). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

| Note: | Even when BOR is under software control, |
|-------|---|
| | the BOR Reset voltage level is still set by |
| | the BORV1:BORV0 configuration bits. It |
| | cannot be changed in software. |

4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. If BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

| BOR Configuration | | Status of | | | | |
|-------------------|------------------------|-------------|--|--|--|--|
| BOREN1 | DREN1 BOREN0 (RCON<6>) | | BOR Operation | | | |
| 0 | 0 | Unavailable | BOR disabled; must be enabled by reprogramming the configuration bits. | | | |
| 0 | 1 | Available | BOR enabled in software; operation controlled by SBOREN. | | | |
| 1 | 0 | Unavailable | BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode. | | | |
| 1 | 1 | Unavailable | BOR enabled in hardware; must be disabled by reprogramming the configuration bits. | | | |

TABLE 4-1: BOR CONFIGURATIONS

4.5 Device Reset Timers

The PIC18F8722 family of devices incorporates three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of the PIC18F8722 family of devices is an 11-bit counter which uses the INTRC source as the clock input. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 in Table 28-12 for details.

The PWRT is enabled by clearing the PWRTEN configuration bit.

4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33, Table 28-12). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power-managed modes.

4.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, all time-outs will expire. Bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18F8722 family device operating in parallel.

| Oscillator | Power-up ⁽²⁾ a | Exit from | | |
|----------------|--|---------------------------------|---------------------------------|--|
| Configuration | PWRTEN = 0 | PWRTEN = 1 | Power-Managed Mode | |
| HSPLL | TPWRT ⁽¹⁾ + 1024 TOSC + TPLL ⁽²⁾ | 1024 Tosc + Tpll ⁽²⁾ | 1024 Tosc + Tpll ⁽²⁾ | |
| HS, XT, LP | Tpwrt ⁽¹⁾ + 1024 Tosc | 1024 Tosc | 1024 Tosc | |
| EC, ECIO | Tpwrt ⁽¹⁾ | _ | — | |
| RC, RCIO | TPWRT ⁽¹⁾ | — | — | |
| INTIO1, INTIO2 | Tpwrt ⁽¹⁾ | _ | — | |

TABLE 4-2:TIME-OUT IN VARIOUS SITUATIONS

Note 1: See parameter 33, Table 28-12.

2: 2 ms is the nominal time required for the PLL to lock.

PIC18F8722 FAMILY




FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1







FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2









© 2004 Microchip Technology Inc.

4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. All other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset. Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

| O an altiture | Program | RCON Register | | | | | | STKPTR Register | | |
|---|-----------------------|------------------|----|----|----|-----|-----|-----------------|--------|--|
| Condition | Counter | SBOREN | RI | то | PD | POR | BOR | STKFUL | STKUNF | |
| Power-on Reset | 0000h | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |
| RESET Instruction | 0000h | u (2) | 0 | u | u | u | u | u | u | |
| Brown-out Reset | 0000h | u (2) | 1 | 1 | 1 | u | 0 | u | u | |
| MCLR during Power-Managed Run Modes | 0000h | _ປ (2) | u | 1 | u | u | u | u | u | |
| MCLR during Power-Managed Idle Modes and Sleep Mode | 0000h | _ປ (2) | u | 1 | 0 | u | u | u | u | |
| WDT Time-out during Full Power or Power-Managed Run Mode | 0000h | ս (2) | u | 0 | u | u | u | u | u | |
| MCLR during Full Power Execution | 0000h | _ປ (2) | u | u | u | u | u | u | u | |
| Stack Full Reset (STVREN = 1) | 0000h | ս (2) | u | u | u | u | u | 1 | u | |
| Stack Underflow Reset (STVREN = 1) | 0000h | ս (2) | u | u | u | u | u | u | 1 | |
| Stack Underflow Error (not an actual Reset, STVREN = 0) | 0000h | ս (2) | u | u | u | u | u | u | 1 | |
| WDT Time-out during Power-Managed Idle or Sleep Modes | PC + 2 | ս (2) | u | 0 | 0 | u | u | u | u | |
| Interrupt Exit from Power-Managed Modes | PC + 2 ⁽¹⁾ | u (2) | u | u | 0 | u | u | u | u | |

TABLE 4-3: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 configuration bits = 01 and SBOREN = 1). Otherwise, the Reset state is '0'.

| Register | Applicable Devices | | | s | Power-on Reset, Brown-out Reset | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt | |
|----------|--------------------|------|------|------|------------------------------------|--|---------------------------------|--|
| TOSU | 6X27 | 6X22 | 8X27 | 8X22 | 0 0000 | 0 0000 | 0 uuuu (3) | |
| TOSH | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu ⁽³⁾ | |
| TOSL | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu ⁽³⁾ | |
| STKPTR | 6X27 | 6X22 | 8X27 | 8X22 | 00-0 0000 | uu-u uuuu | uu-u uuuu (3) | |
| PCLATU | 6X27 | 6X22 | 8X27 | 8X22 | 0 0000 | 0 0000 | u uuuu | |
| PCLATH | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu | |
| PCL | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | PC + 2 ⁽²⁾ | |
| TBLPTRU | 6X27 | 6X22 | 8X27 | 8X22 | 00 0000 | 00 0000 | uu uuuu | |
| TBLPTRH | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu | |
| TBLPTRL | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu | |
| TABLAT | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu | |
| PRODH | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu | |
| PRODL | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu | |
| INTCON | 6X27 | 6X22 | 8X27 | 8X22 | 0000 000x | 0000 000u | uuuu uuuu (1) | |
| INTCON2 | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu (1) | |
| INTCON3 | 6X27 | 6X22 | 8X27 | 8X22 | 1100 0000 | 1100 0000 | uuuu uuuu (1) | |
| INDF0 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |
| POSTINC0 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |
| POSTDEC0 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |
| PREINC0 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |
| PLUSW0 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |
| FSR0H | 6X27 | 6X22 | 8X27 | 8X22 | 0000 | 0000 | uuuu | |
| FSR0L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu | |
| WREG | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu | |
| INDF1 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |
| POSTINC1 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |
| POSTDEC1 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |
| PREINC1 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |
| PLUSW1 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A | |

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

PIC18F8722 FAMILY

| Register | Applicable Devices | | Power-on Reset, Brown-out Reset | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt | | |
|---------------------|--------------------|------|------------------------------------|--|---------------------------------|-----------|-----------|
| FSR1H | 6X27 | 6X22 | 8X27 | 8X22 | 0000 | 0000 | uuuu |
| FSR1L | 6X27 | 6X22 | 8X27 | 8X22 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| BSR | 6X27 | 6X22 | 8X27 | 8X22 | 0000 | 0000 | uuuu |
| INDF2 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A |
| POSTINC2 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A |
| POSTDEC2 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A |
| PREINC2 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A |
| PLUSW2 | 6X27 | 6X22 | 8X27 | 8X22 | N/A | N/A | N/A |
| FSR2H | 6X27 | 6X22 | 8X27 | 8X22 | 0000 | 0000 | uuuu |
| FSR2L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| STATUS | 6X27 | 6X22 | 8X27 | 8X22 | x xxxx | u uuuu | u uuuu |
| TMR0H | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TMR0L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TOCON | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| OSCCON | 6X27 | 6X22 | 8X27 | 8X22 | 0100 q000 | 0100 q000 | uuuu uuqu |
| HLVDCON | 6X27 | 6X22 | 8X27 | 8X22 | 0-00 0101 | 0-00 0101 | u-uu uuuu |
| WDTCON | 6X27 | 6X22 | 8X27 | 8X22 | 0 | 0 | u |
| RCON ⁽⁴⁾ | 6X27 | 6X22 | 8X27 | 8X22 | 0q-1 11q0 | 0q-q qquu | uq-u qquu |
| TMR1H | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TMR1L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| T1CON | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | u0uu uuuu | uuuu uuuu |
| TMR2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PR2 | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | uuuu uuuu | uuuu uuuu |
| T2CON | 6X27 | 6X22 | 8X27 | 8X22 | -000 0000 | -000 0000 | -uuu uuuu |
| SSP1BUF | 6X27 | 6X22 | 8X27 | 8X22 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| SSP1ADD | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSP1STAT | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSP1CON1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSP1CON2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

| Register | A | Applicable Devices | | | Power-on Reset, Brown-out Reset | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt |
|----------|------|--------------------|------|------|------------------------------------|--|---------------------------------|
| ADRESH | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| ADRESL | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | սսսս սսսս | սսսս սսսս |
| ADCON0 | 6X27 | 6X22 | 8X27 | 8X22 | 00 0000 | 00 0000 | uu uuuu |
| ADCON1 | 6X27 | 6X22 | 8X27 | 8X22 | 00 0000 | 00 0000 | uu uuuu |
| ADCON2 | 6X27 | 6X22 | 8X27 | 8X22 | 0-00 0000 | 0-00 0000 | u-uu uuuu |
| CCPR1H | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR1L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP1CON | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| CCPR2H | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR2L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP2CON | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| CCPR3H | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR3L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP3CON | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| ECCP1AS | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| CVRCON | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| CMCON | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0111 | 0000 0111 | uuuu uuuu |
| TMR3H | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TMR3L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| T3CON | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | uuuu uuuu | uuuu uuuu |
| PSPCON | 6X27 | 6X22 | 8X27 | 8X22 | 0000 | 0000 | uuuu |
| SPBRG1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| RCREG1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TXREG1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TXSTA1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0010 | 0000 0010 | uuuu uuuu |
| RCSTA1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 000x | 0000 000x | uuuu uuuu |
| EEADRH | 6X27 | 6X22 | 8X27 | 8X22 | 00 | 00 | uu |
| EEADR | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| EEDATA | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| EECON2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | 0000 0000 |
| EECON1 | 6X27 | 6X22 | 8X27 | 8X22 | xx-0 x000 | uu-0 u000 | uu-u uuuu |

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

PIC18F8722 FAMILY

| Register | r Applicable Devices | | S | Power-on Reset, Brown-out Reset | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt | |
|----------------------|----------------------|------|------|------------------------------------|--|---------------------------------|----------------------|
| IPR3 | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| PIR3 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu (1) |
| PIE3 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| IPR2 | 6X27 | 6X22 | 8X27 | 8X22 | 11-1 1111 | 11-1 1111 | uu-u uuuu |
| PIR2 | 6X27 | 6X22 | 8X27 | 8X22 | 00-0 0000 | 00-0 0000 | uu-u uuuu (1) |
| PIE2 | 6X27 | 6X22 | 8X27 | 8X22 | 00-0 0000 | 00-0 0000 | uu-u uuuu |
| IPR1 | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| PIR1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu (1) |
| PIE1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MEMCON | 6X27 | 6X22 | 8X27 | 8X22 | 0-0000 | 0-0000 | u-uuuu |
| OSCTUNE | 6X27 | 6X22 | 8X27 | 8X22 | 00-0 0000 | 00-0 0000 | uu-u uuuu |
| TRISJ | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISH | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISG | 6X27 | 6X22 | 8X27 | 8X22 | 1 1111 | 1 1111 | u uuuu |
| TRISF | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISE | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISD | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISC | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISB | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISA ⁽⁵⁾ | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 (5) | 1111 1111 (5) | uuuu uuuu (5) |
| LATJ | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATH | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATG | 6X27 | 6X22 | 8X27 | 8X22 | xx xxxx | uu uuuu | uu uuuu |
| LATF | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATE | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATD | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATC | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATB | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATA ⁽⁵⁾ | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx(5) | uuuu uuuu ⁽⁵⁾ | uuuu uuuu (5) |
| PORTJ | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTH | 6X27 | 6X22 | 8X27 | 8X22 | 0000 xxxx | uuuu uuuu | uuuu uuuu |
| PORTG | 6X27 | 6X22 | 8X27 | 8X22 | xx xxxx | uu uuuu | uu uuuu |
| PORTF | 6X27 | 6X22 | 8X27 | 8X22 | x000 0000 | u000 0000 | uuuu uuuu |
| PORTE | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTD | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTC | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTB | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | <u>uuuu</u> uuuu | uuuu uuuu |

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

 $\label{eq:lagend: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.}$

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

| Register | Applicable Devices | | | Power-on Reset, Brown-out Reset | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt | |
|----------------------|--------------------|------|------|------------------------------------|--|---------------------------------|--------------------------|
| PORTA ⁽⁵⁾ | 6X27 | 6X22 | 8X27 | 8X22 | xx0x 0000 (5) | uu0u 0000 (5) | uuuu uuuu ⁽⁵⁾ |
| SPBRGH1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | սսսս սսսս |
| BAUDCON1 | 6X27 | 6X22 | 8X27 | 8X22 | 01-0 0-00 | 01-0 0-00 | uu-u u-uu |
| SPBRGH2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| BAUDCON2 | 6X27 | 6X22 | 8X27 | 8X22 | 01-0 0-00 | 01-0 0-00 | uu-u u-uu |
| ECCP1DEL | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TMR4 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PR4 | 6X27 | 6X22 | 8X27 | 8X22 | 1111 1111 | uuuu uuuu | uuuu uuuu |
| T4CON | 6X27 | 6X22 | 8X27 | 8X22 | -000 0000 | -000 0000 | -uuu uuuu |
| CCPR4H | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR4L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP4CON | 6X27 | 6X22 | 8X27 | 8X22 | 00 0000 | 00 0000 | uu uuuu |
| CCPR5H | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR5L | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP5CON | 6X27 | 6X22 | 8X27 | 8X22 | 00 0000 | 00 0000 | uu uuuu |
| SPBRG2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | սսսս սսսս |
| RCREG2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TXREG2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TXSTA2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0010 | 0000 0010 | uuuu uuuu |
| RCSTA2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 000x | 0000 000x | uuuu uuuu |
| ECCP3AS | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| ECCP3DEL | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| ECCP2AS | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| ECCP2DEL | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSP2BUF | 6X27 | 6X22 | 8X27 | 8X22 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| SSP2ADD | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSP2STAT | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSP2CON1 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSP2CON2 | 6X27 | 6X22 | 8X27 | 8X22 | 0000 0000 | 0000 0000 | uuuu uuuu |

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

PIC18F8722 FAMILY

NOTES:

5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 8.0 "Data EEPROM Memory"**.

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F6527 and PIC18F8527 each have 48 Kbytes of Flash memory and can store up to 24,576 single-word instructions.

The PIC18F6622 and PIC18F8622 each have 64 Kbytes of Flash memory and can store up to 32,768 single-word instructions.

The PIC18F6627 and PIC18F8627 each have 96 Kbytes of Flash memory and can store up to 49,152 single-word instructions.

The PIC18F6722 and PIC18F8722 each have 128 Kbytes of Flash memory and can store up to 65,536 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for the PIC18F8722 family of devices is shown in Figure 5-1.

5.1.1 PIC18F8527/8622/8627/8722 PROGRAM MEMORY MODES

PIC18F8527/8622/8627/8722 devices differ significantly from their PIC18 predecessors in their utilization of program memory. In addition to available on-chip Flash program memory, these controllers can also address up to 2 Mbytes of external program memory through the external memory interface. There are four distinct operating modes available to the controllers:

- Microprocessor (MP)
- Microprocessor with Boot Block (MPBB)
- Extended Microcontroller (EMC)
- Microcontroller (MC)

The program memory mode is determined by setting the two Least Significant bits of the Configuration Register 3L (CONFIG3L) as shown in Register 25-4 (see **Section 25.1 "Configuration Bits**" for additional details on the device configuration bits).

The program memory modes operate as follows:

- The **Microprocessor Mode** permits access only to external program memory; the contents of the on-chip Flash memory are ignored. The 21-bit program counter permits access to a 2-Mbyte linear program memory space.
- The Microprocessor with Boot Block Mode accesses on-chip Flash memory from the Boot Block. Above this, external program memory is accessed all the way up to the 2-Mbyte limit. Program execution automatically switches between the two memories as required. The Boot Block is configurable to 1, 2 or 4 Kbytes.
- The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the physical limit of the on-chip Flash (0BFFFh for the PIC18F8527, 0FFFFh for the PIC18F8622, 17FFFh for the PIC18F8627, 1FFFFh for the PIC18F8722) causes a read of all '0's (a NOP instruction).

The Microcontroller mode is also the only operating mode available to PIC18F6527/6622/6627/6722 devices.

• The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip Flash memory; above this, the device accesses external program memory up to the 2-Mbyte program space limit. As with Boot Block mode, execution automatically switches between the two memories as required.

In all modes, the microcontroller has complete access to data RAM and EEPROM.

Figure 5-2 compares the memory maps of the different program memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 5-1.



| | PC<2 | | | |
|---------------------------|---------------------------|---------------------------|---------------------------|--------------------|
| CALL, RCAL RETFIE, RE | | <u> </u> | | 21 |
| KEIFIE, RE | Stack I | evel 1 | | ר _ |
| | | | | 1 |
| | Charala I | | | _ |
| | Stack L | evel 31 | | |
| | Reset | Vector | | 0000h |
| | High Priority Ir | nterrupt Vector | | 0008h |
| | | · | | |
| | | nterrupt Vector | | 0018h |
| On-Chip Program Memory | On-Chip Program Memory | On-Chip Program Memory | On-Chip Program Memory | |
| PIC18FX527 | PIC18FX622 | PIC18FX627 | PIC18FX722 | |
| 0BFFFh 0C000h | 0FFFFh 10000h | | | User Memory Space |
| | | 017FFFh | | |
| | | 018000h | | |
| | | | | |
| Read '0' | Read '0' | Read '0' | | |
| | | | | |
| | | | | 01FFFFh 1FFFFFh |

TABLE 5-1: MEMORY ACCESS FOR PIC18F8527/8622/8627/8722 PROGRAM MEMORY MODES

| | Inte | rnal Program Men | nory | External Program Memory | | | |
|---------------------------------|-------------------|--------------------|----------------|-------------------------|--------------------|----------------|--|
| Operating Mode | Execution From | Table Read From | Table Write To | Execution From | Table Read From | Table Write To | |
| Microprocessor | No Access | No Access | No Access | Yes | Yes | Yes | |
| Microprocessor w/ Boot Block | Yes | Yes | Yes | Yes | Yes | Yes | |
| Microcontroller | Yes | Yes | Yes | No Access | No Access | No Access | |
| Extended Microcontroller | Yes | Yes | Yes | Yes | Yes | Yes | |

FIGURE 5-2: MEMORY MAPS FOR PIC18F8722 FAMILY PROGRAM MEMORY MODES

| External Program Memory | On-Chip Program Memory (No access) | 000000h 0007FFh ⁽⁶⁾ or 000FFFh ⁽⁶⁾ or 001FFFh ⁽⁶⁾ 000800h ⁽⁶⁾ or 001000h ⁽⁶⁾ or 002000h ⁽⁶⁾ | | On-Chip Program Memory | 000000h 0BFFFh ⁽¹⁾ 0FFFFh ⁽²⁾ 017FFFh ⁽³⁾ | On-Chip Program Memory | 000000h 0BFFFh ⁽¹⁾ 0FFFFh ⁽²⁾ | On-Chip Program Memory |
|-------------------------------|--|---|--|---|---|--|---|--|
| Program | | 000800h ⁽⁶⁾ or 001000h ⁽⁶⁾ or | | | | | | |
| | | | External Program Memory | | 01FFFh ⁽⁴⁾ 0C000h ⁽¹⁾ 010000h ⁽²⁾ 018000h ⁽³⁾ 020000h ⁽⁴⁾ | Reads '0's | 020000h ⁽⁴⁾ Prog | ernal gram nory |
| External Memory | On-Chip Flash | 1FFFFFh | External Memory | On-Chip Flash | 1FFFFFh | On-Chip Flash | | |
| | Memory PIC18F652 PIC18F662 PIC18F662 PIC18F672 | Memory Flash PIC18F6527 and PIC1 PIC18F6622 and PIC1 PIC18F6627 and PIC1 PIC18F6722 and PIC1 | External On-Chip Memory Flash PIC18F6527 and PIC18F8527. PIC18F6622 and PIC18F8622. PIC18F6627 and PIC18F8627. PIC18F6722 and PIC18F8722. | External On-Chip Memory Flash IFFFFh External Memory PIC18F6527 and PIC18F8527. PIC18F6622 and PIC18F8622. PIC18F6627 and PIC18F8627. PIC18F6722 and PIC18F8722. | External On-Chip Memory Flash IFFFFh External On-Chip Memory Flash PIC18F6527 and PIC18F8527. PIC18F6622 and PIC18F8622. PIC18F6627 and PIC18F8627. PIC18F6627 and PIC18F8627. PIC18F6722 and PIC18F8722. | External On-Chip 1FFFFFh 1FFFFFh External On-Chip External On-Chip Memory Flash Flash 1FFFFFh PIC18F6527 and PIC18F8527. PIC18F6622 and PIC18F8622. PIC18F6627 and PIC18F8627. | External Memory On-Chip Flash IFFFFFh IFFFFFh PIC18F6527 and PIC18F8527. PIC18F6622 and PIC18F8622. PIC18F6627 and PIC18F8627. PIC18F6627 and PIC18F8627. PIC18F66722 and PIC18F8722. On-Chip Memory | External On-Chip IFFFFFh IFFFFFh IFFFFFh External On-Chip Memory Flash On-Chip PIC18F6527 and PIC18F8527. PIC18F6622 and PIC18F8622. PIC18F6622 and PIC18F8627. PIC18F6627 and PIC18F8627. |

5.1.2 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.5.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.3 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the top-of-stack Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a POP from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

5.1.3.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-3). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

FIGURE 5-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



5.1.3.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the stack pointer value will be zero. The user may read and write the stack pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. (Refer to **Section 25.1 "Configuration Bits**" for a description of the device configuration bits.) If STVREN is set (default), the 31st PUSH will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st PUSH and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st PUSH and STKPTR will remain at 31. When the stack has been popped enough times to unload the stack, the next POP will return a value of zero to the PC and set the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

| Note: | Returning a value of zero to the PC on an |
|-------|---|
| | underflow has the effect of vectoring the |
| | program to the Reset vector, where the |
| | stack conditions can be verified and |
| | appropriate actions can be taken. This is |
| | not the same as a Reset, as the contents |
| | of the SFRs are not affected. |

5.1.3.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

| | R/C-0 | R/C-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------|-----------------------|-----------------------|---------------------------|--------------|---------------|----------|-------|-------|
| | STKFUL ⁽¹⁾ | STKUNF ⁽¹⁾ | | SP4 | SP3 | SP2 | SP1 | SP0 |
| | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |
| bit 7 | STKFUL: St | ack Full Flag | bit ⁽¹⁾ | | | | | |
| | | ecame full or o | | flowed | | | | |
| | | is not become | | | | | | |
| bit 6 | STKUNF: S | tack Underflo | w Flag bit ⁽¹⁾ | | | | | |
| | 1 = Stack ur | derflow occu | rred | | | | | |
| | 0 = Stack ur | derflow did n | ot occur | | | | | |
| bit 5 | Unimpleme | nted: Read a | s '0' | | | | | |
| bit 4-0 | SP4:SP0: S | tack Pointer L | ocation bits | 6 | | | | |
| | Note 1: | Bit 7 and bit 6 | are cleared | d by user so | oftware or by | / a POR. | | |
| | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|------------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | C = Clearable only bit |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

© 2004 Microchip Technology Inc.

5.1.3.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.1.4 FAST REGISTER STACK

A fast register stack is provided for the Status, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

| CALL SUB1, FAST | ' ;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK |
|------------------|---|
| • SUB1 • | |
| • RETURN, FAS | T ;RESTORE VALUES SAVED ;IN FAST REGISTER STACK |

5.1.5 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.5.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

| MAIN: | ORG MOVLW CALL | 0x0000 0x00 TABLE | |
|-------|----------------------|-------------------------|--|
| | | | |
| | ORG | 0x8000 | |
| TABLE | MOVF | PCL, F | ; A simple read of PCL will update PCLATH, PCLATU |
| | RLNCF | W, W | ; Multiply by 2 to get correct offset in table |
| | ADDWF | PCL | ; Add the modified offset to force jump into table |
| | RETLW | `A' | |
| | RETLW | `B′ | |
| | RETLW | `C' | |
| | RETLW | 'D' | |
| | RETLW | `E′ | |
| | END | | |
| | | | |

Note: The "ADDWF PCL" instruction does not update the PCLATH and PCLATU registers. A read operation on PCL must be performed to update PCLATH and PCLATU.

5.1.5.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME


The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-4.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2



EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

| | TCY0 | TCY1 | TCY2 | Тсү3 | TCY4 | TCY5 |
|-------------------------|-------------|-----------|-----------|-----------|-------------|---------------|
| 1. MOVLW 55h | Fetch 1 | Execute 1 | | Į. | | |
| 2. MOVWF PORTB | | Fetch 2 | Execute 2 | | _ | |
| 3. BRA SUB_1 | | | Fetch 3 | Execute 3 | | |
| 4. BSF PORTA, BIT3 (2 | Forced NOP) | | | Fetch 4 | Flush (NOP) | |
| 5. Instruction @ addres | ss SUB_1 | | | | Fetch SUB_1 | Execute SUB_1 |
| | | | | | | |

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

© 2004 Microchip Technology Inc.

5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 5.1.2 "Program Counter").

Figure 5-5 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-5 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. **Section 26.0 "Instruction Set Summary"** provides further details of the instruction set.

| | | | LSB = 1 | LSB = 0 | Word Address \downarrow |
|------------------------------|-------|------------|---------|---------|---------------------------|
| Program Memory | | | | | 000000h |
| Byte Locations \rightarrow | | | | | 000002h |
| | | | | | 000004h |
| | | | | | 000006h |
| Instruction 1: | MOVLW | 055h | 0Fh | 55h | 000008h |
| Instruction 2: | GOTO | 0006h | EFh | 03h | 00000Ah |
| | | | F0h | 00h | 00000Ch |
| Instruction 3: | MOVFF | 123h, 456h | C1h | 23h | 00000Eh |
| | | | F4h | 56h | 000010h |
| | | | | | 000012h |
| | | | | | 000014h |

FIGURE 5-5: INSTRUCTIONS IN PROGRAM MEMORY

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has 8 two-word instructions: CALL, MOVFF, GOTO, LSFR, ADDULNK, CALLW, MOVSS and SUBULNK. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note: See Section 5.6 "PIC18 Instruction Execution and the Extended Instruction Set" for information on two-word instructions in the extended instruction set.

EXAMPLE 5-4: TWO-WORD INSTRUCTIONS

| CASE 1: | |
|---------------------|---|
| Object Code | Source Code |
| 0110 0110 0000 0000 | TSTFSZ REG1 ; is RAM location 0? |
| 1100 0001 0010 0011 | MOVFF REG1, REG2 ; No, skip this word |
| 1111 0100 0101 0110 | ; Execute this word as a NOP |
| 0010 0100 0000 0000 | ADDWF REG3 ; continue code |
| CASE 2: | |
| Object Code | Source Code |
| 0110 0110 0000 0000 | TSTFSZ REG1 ; is RAM location 0? |
| 1100 0001 0010 0011 | MOVFF REG1, REG2 ; Yes, execute this word |
| 1111 0100 0101 0110 | ; 2nd word of instruction |
| 0010 0100 0000 0000 | ADDWF REG3 ; continue code |

5.3 Data Memory Organization

| Note: | The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See |
|-------|--|
| | Section 5.5 "Data Memory and the Extended Instruction Set" for more information. |

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each; the PIC18F8722 family of devices implements all 16 banks. Figure 5-6 shows the data memory organization for the PIC18F8722 family of devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2** "Access Bank" provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit bank pointer.

Most instructions in the PIC18 instruction set make use of the bank pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-7.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.


While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-6 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

FIGURE 5-6: DATA MEMORY MAP FOR THE PIC18F8722 FAMILY OF DEVICES

| BSR-3:05 BSR-3:05 BSR-3:05 BSR-3:05 BSR-3:05 BSR-3:05 Bank 0 00h Access RAM 00h GPR 00h 00h 0Fh 00h 0FFH 00h 0FFH 0FFH | FIGURE 5-0. | | | TE FICTOFO/22 FAMILT OF DEVICES |
|--|-------------|------------------------|----------------|--|
| $= 0000 \qquad Bank 0 \qquad FFh \\ = 0001 \qquad Bank 0 \qquad FFh \\ = 0001 \qquad Bank 1 \qquad FFh \\ = 0010 \qquad Bank 2 \qquad O0h \\ = 0010 \qquad Bank 2 \qquad O0h \\ = 0010 \qquad Bank 3 \qquad O0h \\ = 0011 \qquad Bank 3 \qquad O0h \\ = 0010 \qquad Bank 4 \qquad FFh \\ = 0100 \qquad Bank 4 \qquad FFh \\ = 0101 \qquad Bank 5 \qquad O0h \\ = 0110 \qquad Bank 6 \qquad FFh \\ = 0110 \qquad Bank 6 \qquad FFh \\ = 1010 \qquad Bank 7 \qquad O0h \\ FFh \\ = 1000 \qquad Bank 8 \qquad FFh \\ = 1010 \qquad Bank 10 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1101 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1101 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1101 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1101 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1101 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 14 \qquad FFh \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 16 \qquad FFh \\ FFh \\ = 1111 \qquad Bank 16 \qquad FFh \\ FFh \\ = 1111 \qquad Bank 17 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 18 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh \\ FFh \\ = 1111 \qquad Bank 15 \qquad O0h \\ FFh $ | BSR<3:0> | | Data Memory Ma | ap |
| Baik 0 FFh 00h GPR 00h 00Fh 00Fh 00Fh 00Fh GPR 100h GPR 100h GPR 100h GPR 100h GPR 100h GPR 1FFh GPR 1FF | = 0000 | | Access RAM | |
| = 0001 Bank 1 FFh $= 0010$ Bank 2 FFh $= 0010$ Bank 2 FFh $= 0011$ Bank 3 FFh $= 0011$ Bank 4 FFh $= 0100$ Bank 4 FFh $= 0100$ Bank 4 FFh $= 0100$ Bank 5 FFh $= 0100$ Bank 5 FFh $= 0100$ Bank 6 FFh $= 0110$ Bank 7 FFh $= 000h$ GPR $= 0110$ Bank 7 FFh $= 000h$ GPR $= 0110$ Bank 7 FFh $= 000h$ GPR $= 0$ | | | GPR | 060h 0FFh general purpose RAM |
| $= 0010 \qquad \text{Bank 2} \qquad 00h \qquad \text{GPR} \qquad 200h \qquad (from Bank 15). \\ \hline FFh \qquad GPR \qquad 300h \qquad 3FFh \qquad 3FFh \qquad 300h \qquad 3FFh \qquad 300h \qquad 3FFh \qquad 3FFh \qquad 300h \qquad 3FFh \qquad 3FFh \qquad 300h \qquad 3FFh \qquad 3FFh \qquad 3FFh \qquad 300h \qquad 3FFh \qquad 3FFh \qquad 3FFh \qquad 300h \qquad 3FFh \qquad 3F$ | = 0001 | Bank 1 | GPR | The second 160 bytes are |
| = 0011 $= 0011$ $= 0011$ $= 0011$ $= 0010$ $= 0100$ $= 0100$ $= 0010$ $= 0010$ $= 0010$ $= 0010$ $= 0010$ $= 0010$ $= 0010$ $= 0010$ $= 0010$ $= 0010$ $= 0000$ $=$ | = 0010 | 00h Bank 2 | GPR | 200h (from Bank 15). |
| $= 0100 \qquad \text{Bank 4} \qquad \text{FFh} \qquad \text{Ooh} \qquad \text{GPR} \qquad \text{400h} \qquad \text{4FFh} \qquad \text{500h} \qquad \text{5FFh} \qquad \text{500h} \qquad \text{5FFh} \qquad \text{500h} \qquad \text{5FFh} \qquad \text{500h} \qquad \text{5FFh} \qquad \text{600h} \qquad \text{6FFh} \qquad \text{600h} \qquad \text{6Fh} \qquad \text{6Fh}$ | = 0011 | 00h Bank 3 | GPR | 300h The BSR specifies the Bank |
| $= 0101 \qquad Bank 5 \qquad 00h \qquad GPR \qquad 500h \qquad SFFh \\ = 0110 \qquad Bank 6 \qquad FFh \\ = 0111 \qquad Bank 7 \qquad O0h \qquad GPR \qquad 6FFh \\ = 0111 \qquad Bank 7 \qquad O0h \qquad GPR \qquad 7FFh \\ = 1000 \qquad Bank 8 \qquad O0h \qquad GPR \qquad 7FFh \\ = 1000 \qquad Bank 8 \qquad O0h \qquad GPR \qquad 8FFh \\ = 1001 \qquad Bank 9 \qquad O0h \qquad GPR \qquad 8FFh \\ = 1001 \qquad Bank 10 \qquad O0h \qquad GPR \qquad 9FFh \\ = 1010 \qquad Bank 10 \qquad O0h \qquad GPR \qquad 9FFh \\ = 1010 \qquad Bank 10 \qquad O0h \qquad GPR \qquad 6FFh \\ = 1010 \qquad Bank 10 \qquad O0h \qquad GPR \qquad 6FFh \\ = 1010 \qquad Bank 10 \qquad O0h \qquad GPR \qquad 6FFh \\ = 1010 \qquad Bank 10 \qquad O0h \qquad GPR \qquad 6FFh \\ = 1010 \qquad Bank 10 \qquad O0h \qquad GPR \qquad 6FFh \\ = 1010 \qquad Bank 10 \qquad O0h \qquad GPR \qquad 6FFh \\ = 1010 \qquad Bank 10 \qquad FFh \\ = 1100 \qquad Bank 12 \qquad O0h \qquad GPR \qquad BFFh \\ Cooh \qquad GPR \qquad BFFh \\ Cooh \qquad GPR \qquad BFFh \\ Cooh \qquad GPR \qquad FFFh \\ Cooh \qquad FFFh \\ Cooh \qquad GPR \qquad FFFh \\ Cooh \qquad FFFh \\ $ | = 0100 | 00h Bank 4 | GPR | 400h |
| = 0110 $= 0110$ $Bank 6$ FFh $= 0111$ $Bank 7$ FFh $= 1000$ $Bank 8$ FFh $= 1001$ $Bank 8$ FFh $= 1001$ $Bank 9$ FFh $= 1010$ $Bank 10$ GPR FFh $BFFh$ $Booh$ FFh $= 1011$ $Bank 10$ GPR FFh $BFFh$ $Booh$ FFh $BFFh$ $Booh$ FFh $BFFh$ $Booh$ FFh $BFFh$ | = 0101 | 00h | GPR | |
| $= 0111 \qquad Bank 7 \qquad FFh \\ = 1000 \qquad Bank 8 \qquad O0h \\ = 1001 \qquad Bank 8 \qquad O0h \\ = 1001 \qquad Bank 9 \qquad O0h \\ = 1010 \qquad Bank 10 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1010 \qquad Bank 11 \qquad O0h \\ FFh \\ = 1100 \qquad Bank 12 \qquad O0h \\ FFh \\ = 1100 \qquad Bank 12 \qquad O0h \\ FFh \\ = 1100 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1110 \qquad Bank 13 \qquad O0h \\ FFh \\ = 1110 \qquad Bank 14 \qquad FFh \\ = 1110 \qquad Bank 14 \qquad FFh \\ = 1110 \qquad Bank 14 \qquad FFh \\ = 1111 \qquad Bank 15 \qquad FFh \\ = 1111 \qquad FFh \\ FFh \\ = 1111 \qquad FFh \\ FFh \\ = 1111 \qquad FFh \\ = 1111 \qquad FFh \\ $ | = 0110 | 00h | GPR | 600h |
| $= 1000 \qquad \text{Bank 8} \qquad 00h \qquad \text{GPR} \qquad 800h \qquad (SFRs) \qquad FFh$ $= 1001 \qquad \text{Bank 9} \qquad 00h \qquad \text{GPR} \qquad 900h \qquad 90h \qquad $ | = 0111 | 00h Bank 7 | GPR | 6FFh 700h → Access RAM Low 00h 5Fh |
| $= 1001 \qquad Bank 9 \qquad 00h \qquad GPR \qquad 900h \qquad 900h \qquad \\ = 1010 \qquad Bank 10 \qquad O0h \qquad GPR \qquad AFFh \\ = 1011 \qquad Bank 11 \qquad O0h \qquad GPR \qquad AFFh \\ = 1100 \qquad Bank 12 \qquad 00h \qquad GPR \qquad BFFh \\ C00h \qquad C00h \qquad C00h \qquad \\ = 1101 \qquad Bank 13 \qquad 00h \qquad GPR \qquad CFFh \\ = 1110 \qquad Bank 13 \qquad 00h \qquad GPR \qquad DFFh \\ = 1110 \qquad Bank 14 \qquad FFh \\ = 1110 \qquad Bank 14 \qquad FFh \\ = 1111 \qquad Bank 15 \qquad - \qquad GPR \qquad EFFh \\ = 1111 \qquad Bank 15 \qquad - \qquad GPR \qquad FFh \\ = 1111 \qquad - \qquad GPR \qquad - \qquad FFh \\ = 1111 \qquad - \qquad - \qquad GPR \qquad - \qquad FFh \\ = 1111 \qquad - \qquad $ | = 1000 | 00h Bank 8 | GPR | 800h (SFRs) FFh |
| $= 1010 \qquad Bank 10 \qquad OOh \qquad GPR \qquad A00h \qquad AFFh \qquad Booh \qquad Booh \qquad AFFh \qquad Booh \qquad Booh \qquad Booh \qquad Booh \qquad BFFh \qquad Booh \qquad BFFh \qquad Cooh \qquad BFFh \qquad Cooh \qquad Cooh \qquad BFFh \qquad BFFh \qquad Cooh \qquad BFFh \qquad BFFh \qquad Booh \qquad BFFh \qquad BFFh \qquad Booh \qquad BFFh \qquad BFFh \qquad Booh \qquad BFFh \qquad BFFh \qquad BFFh \qquad Booh \qquad BFFh \qquad BFFh \qquad Booh \qquad BFFh \qquad BFFh \qquad BFFh \qquad BFFh \qquad Booh \qquad BFFh \qquad BFFh$ | = 1001 | 00h Bank 9 | GPR | 900h |
| = 1011 $= 1011$ $= 1011$ $= 1100$ $= 1100$ $= 1100$ $= 1100$ $= 1100$ $= 1110$ $= 1110$ $= 1110$ $= 1111$ $=$ | = 1010 | 00h | GPR | A00h |
| = 1100 $= 1100$ $Bank 12$ GPR GPR $CFFh$ $D00h$ GPR FFh $O0h$ GPR FFh $O0h$ GPR FFh $EFFh$ FFh $O0h$ GPR FFh $EFFh$ FFh FFh $O0h$ GPR FFh FFh FFh $O0h$ GPR FFh FF | = 1011 | 00h Bank 11 | GPR | B00h |
| $= 1101 \qquad Bank 13 \qquad 00h \qquad GPR \qquad D00h \qquad DFFh = 1110 \qquad Bank 14 \qquad GPR \qquad EFFh = 1111 \qquad Bank 15 \qquad GPR \qquad FFh = 00h \qquad FFFh = 00h \qquad FFh = 00h \qquad F$ | = 1100 | Bank 12 ^{00h} | GPR | C00h |
| = 1110 $= 1110$ $Bank 14$ FFh OOh GPR $EFFh$ $F00h$ $F5Fh$ $F5Fh$ $F60h$ | = 1101 | 0.01- | GPR | D00h |
| $= 1111 \qquad 00h \qquad GPR \qquad F00h \qquad F5Fh \qquad F5Fh \qquad F60h \qquad $ | = 1110 | 00h Bank 14 | GPR | E00h |
| FFh SFR FFFh | = 1111 | 00h Bank 15 | | F00h F5Fh |
| | | FFh | SFR | _ FFFh |





5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top half of Bank 15 (F60h to FFFh). A list of these registers is given in Table 5-2 and Table 5-3. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

| Address | Name | Address | Name | Address | Name | Address | Name | Address | Name |
|---------|-------------------------|---------|-------------------------|---------|-----------------------|---------|----------------------|---------|----------|
| FFFh | TOSU | FDFh | INDF2 ⁽¹⁾ | FBFh | CCPR1H | F9Fh | IPR1 | F7Fh | SPBRGH1 |
| FFEh | TOSH | FDEh | POSTINC2 ⁽¹⁾ | FBEh | CCPR1L | F9Eh | PIR1 | F7Eh | BAUDCON1 |
| FFDh | TOSL | FDDh | POSTDEC2 ⁽¹⁾ | FBDh | CCP1CON | F9Dh | PIE1 | F7Dh | SPBRGH2 |
| FFCh | STKPTR | FDCh | PREINC2 ⁽¹⁾ | FBCh | CCPR2H | F9Ch | MEMCON | F7Ch | BAUDCON2 |
| FFBh | PCLATU | FDBh | PLUSW2 ⁽¹⁾ | FBBh | CCPR2L | F9Bh | OSCTUNE | F7Bh | (2) |
| FFAh | PCLATH | FDAh | FSR2H | FBAh | CCP2CON | F9Ah | TRISJ ⁽³⁾ | F7Ah | (2) |
| FF9h | PCL | FD9h | FSR2L | FB9h | CCPR3H | F99h | TRISH ⁽³⁾ | F79h | ECCP1DEL |
| FF8h | TBLPTRU | FD8h | STATUS | FB8h | CCPR3L | F98h | TRISG | F78h | TMR4 |
| FF7h | TBLPTRH | FD7h | TMR0H | FB7h | CCP3CON | F97h | TRISF | F77h | PR4 |
| FF6h | TBLPTRL | FD6h | TMR0L | FB6h | ECCP1AS | F96h | TRISE | F76h | T4CON |
| FF5h | TABLAT | FD5h | T0CON | FB5h | CVRCON | F95h | TRISD | F75h | CCPR4H |
| FF4h | PRODH | FD4h | (2) | FB4h | CMCON | F94h | TRISC | F74h | CCPR4L |
| FF3h | PRODL | FD3h | OSCCON | FB3h | TMR3H | F93h | TRISB | F73h | CCP4CON |
| FF2h | INTCON | FD2h | HLVDCON | FB2h | TMR3L | F92h | TRISA | F72h | CCPR5H |
| FF1h | INTCON2 | FD1h | WDTCON | FB1h | T3CON | F91h | LATJ ⁽³⁾ | F71h | CCPR5L |
| FF0h | INTCON3 | FD0h | RCON | FB0h | PSPCON | F90h | LATH ⁽³⁾ | F70h | CCP5CON |
| FEFh | INDF0 ⁽¹⁾ | FCFh | TMR1H | FAFh | SPBRG1 | F8Fh | LATG | F6Fh | SPBRG2 |
| FEEh | POSTINC0 ⁽¹⁾ | FCEh | TMR1L | FAEh | RCREG1 | F8Eh | LATF | F6Eh | RCREG2 |
| FEDh | POSTDEC0 ⁽¹⁾ | FCDh | T1CON | FADh | TXREG1 | F8Dh | LATE | F6Dh | TXREG2 |
| FECh | PREINC0 ⁽¹⁾ | FCCh | TMR2 | FACh | TXSTA1 | F8Ch | LATD | F6Ch | TXSTA2 |
| FEBh | PLUSW0 ⁽¹⁾ | FCBh | PR2 | FABh | RCSTA1 | F8Bh | LATC | F6Bh | RCSTA2 |
| FEAh | FSR0H | FCAh | T2CON | FAAh | EEADRH | F8Ah | LATB | F6Ah | ECCP3AS |
| FE9h | FSR0L | FC9h | SSP1BUF | FA9h | EEADR | F89h | LATA | F69h | ECCP3DEL |
| FE8h | WREG | FC8h | SSP1ADD | FA8h | EEDATA | F88h | PORTJ ⁽³⁾ | F68h | ECCP2AS |
| FE7h | INDF1 ⁽¹⁾ | FC7h | SSP1STAT | FA7h | EECON2 ⁽¹⁾ | F87h | PORTH ⁽³⁾ | F67h | ECCP2DEL |
| FE6h | POSTINC1 ⁽¹⁾ | FC6h | SSP1CON1 | FA6h | EECON1 | F86h | PORTG | F66h | SSP2BUF |
| FE5h | POSTDEC1 ⁽¹⁾ | FC5h | SSP1CON2 | FA5h | IPR3 | F85h | PORTF | F65h | SSP2ADD |
| FE4h | PREINC1 ⁽¹⁾ | FC4h | ADRESH | FA4h | PIR3 | F84h | PORTE | F64h | SSP2STAT |
| FE3h | PLUSW1 ⁽¹⁾ | FC3h | ADRESL | FA3h | PIE3 | F83h | PORTD | F63h | SSP2CON1 |
| FE2h | FSR1H | FC2h | ADCON0 | FA2h | IPR2 | F82h | PORTC | F62h | SSP2CON2 |
| FE1h | FSR1L | FC1h | ADCON1 | FA1h | PIR2 | F81h | PORTB | F61h | (2) |
| FE0h | BSR | FC0h | ADCON2 | FA0h | PIE2 | F80h | PORTA | F60h | (2) |

TABLE 5-2: SPECIAL FUNCTION REGISTER MAP FOR THE PIC18F8722 FAMILY OF DEVICES

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 64-pin devices.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|-----------|------------------------------|---------------------------------|-----------------------|----------------|----------------|----------------|-----------------|--------------|----------------------|---------------------|
| TOSU | _ | _ | _ | Top-of-Stack | Upper Byte (T | OS<20:16>) | | | 0 0000 | 57, 66 |
| TOSH | Top-of-Stack | High Byte (TO | S<15:8>) | | | | | | 0000 0000 | 57, 66 |
| TOSL | Top-of-Stack | Low Byte (TOS | 6<7:0>) | | | | | | 0000 0000 | 57, 66 |
| STKPTR | STKFUL ⁽⁶⁾ | STKUNF ⁽⁶⁾ | — | SP4 | SP3 | SP2 | SP1 | SP0 | 00-0 0000 | 57, 67 |
| PCLATU | _ | _ | - | Holding Regi | ster for PC<20 | :16> | | | 0 0000 | 57, 66 |
| PCLATH | Holding Regi | ster for PC<15 | :8> | • | | | | | 0000 0000 | 57, 66 |
| PCL | PC Low Byte | (PC<7:0>) | | | | | | | 0000 0000 | 57, 66 |
| TBLPTRU | _ | _ | bit 21 ⁽⁷⁾ | Program Mer | nory Table Poi | nter Upper By | te (TBLPTR<2 | 0:16>) | 00 0000 | 57, 90 |
| TBLPTRH | Program Mer | nory Table Poi | nter High Byte | e (TBLPTR<15 | :8>) | | | | 0000 0000 | 57, 90 |
| TBLPTRL | Program Mer | nory Table Poi | nter Low Byte | (TBLPTR<7:0 | >) | | | | 0000 0000 | 57, 90 |
| TABLAT | Program Mer | nory Table Late | ch | | | | | | 0000 0000 | 57, 90 |
| PRODH | Product Regi | ster High Byte | | | | | | | xxxx xxxx | 57, 117 |
| PRODL | Product Regi | ster Low Byte | | | | | | | xxxx xxxx | 57, 117 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INTOIF | RBIF | 0000 000x | 57, 121 |
| INTCON2 | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | INTEDG3 | TMR0IP | INT3IP | RBIP | 1111 1111 | 57, 122 |
| INTCON3 | INT2IP | INT1IP | INT3IE | INT2IE | INT1IE | INT3IF | INT2IF | INT1IF | 1100 0000 | 57, 123 |
| INDF0 | Uses content | s of FSR0 to a | ddress data m | nemory – value | e of FSR0 not | changed (not a | a physical regi | ster) | N/A | 57, 82 |
| POSTINC0 | Uses content | s of FSR0 to a | ddress data m | nemory – value | e of FSR0 post | -incremented | (not a physical | register) | N/A | 57, 82 |
| POSTDEC0 | Uses content | s of FSR0 to a | ddress data m | nemory – value | e of FSR0 post | -decremented | (not a physica | al register) | N/A | 57, 82 |
| PREINC0 | Uses content | s of FSR0 to a | ddress data m | nemory – value | of FSR0 pre- | incremented (I | not a physical | register) | N/A | 57, 82 |
| PLUSW0 | Uses content value of FSR | s of FSR0 to a 0 offset by W | ddress data m | nemory – value | e of FSR0 pre- | incremented (I | not a physical | register) – | N/A | 57, 82 |
| FSR0H | _ | _ | — | _ | Indirect Data | Memory Addre | ess Pointer 0 H | ligh | 0000 | 57, 82 |
| FSR0L | Indirect Data | Memory Addre | ess Pointer 0 I | _ow Byte | | | | | xxxx xxxx | 57, 82 |
| WREG | Working Reg | ister | | | | | | | xxxx xxxx | 57 |
| INDF1 | Uses content | s of FSR1 to a | ddress data m | nemory – value | of FSR1 not | changed (not a | a physical regi | ster) | N/A | 57, 82 |
| POSTINC1 | Uses content | s of FSR1 to a | ddress data m | nemory – value | e of FSR1 post | -incremented | (not a physical | register) | N/A | 57, 82 |
| POSTDEC1 | Uses content | s of FSR1 to a | ddress data m | nemory – value | e of FSR1 post | -decremented | (not a physica | al register) | N/A | 57, 82 |
| PREINC1 | Uses content | s of FSR1 to a | ddress data m | nemory – value | of FSR1 pre- | incremented (I | not a physical | register) | N/A | 57, 82 |
| PLUSW1 | Uses content value of FSR | s of FSR1 to a 1 offset by W | ddress data n | nemory – value | e of FSR1 pre- | incremented (I | not a physical | register) – | N/A | 57, 82 |
| FSR1H | _ | _ | _ | _ | Indirect Data | Memory Addre | ess Pointer 1 H | ligh | 0000 | 58, 82 |
| FSR1L | Indirect Data | Memory Addre | ess Pointer 1 I | _ow Byte | | | | | xxxx xxxx | 58, 82 |
| BSR | _ | _ | _ | _ | Bank Select | Register | | | 0000 | 58, 72 |
| INDF2 | Uses content | s of FSR2 to a | ddress data m | nemory – value | of FSR2 not | changed (not a | a physical regi | ster) | N/A | 58, 82 |
| POSTINC2 | | s of FSR2 to a | | | | | | | N/A | 58, 82 |
| POSTDEC2 | Uses content | s of FSR2 to a | ddress data m | nemory – value | e of FSR2 post | -decremented | (not a physica | al register) | N/A | 58, 82 |
| PREINC2 | | s of FSR2 to a | | | | | | | N/A | 58, 82 |
| PLUSW2 | | s of FSR2 to a 2 offset by W | ddress data n | nemory – value | e of FSR2 pre- | incremented (I | not a physical | register) – | N/A | 58, 82 |
| FSR2H | _ | _ | | _ | Indirect Data | Memory Addr | ess Pointer 2 H | High | 0000 | 58, 82 |
| FSR2L | Indirect Data | Memory Addre | ess Pointer 2 l | _ow Byte | | | | | xxxx xxxx | 58, 82 |

TABLE 5-3: REGISTER FILE SUMMARY

 $\label{eq:legend: Legend: Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition$

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, this bit reads as '0'.

2: These registers and/or bits are not implemented on 64-pin devices and are read as '0'. Reset values are shown for 80-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

5: RG5 and LATG5 are only available when Master Clear is disabled (MCLRE configuration bit = 0); otherwise, RG5 and LATG5 read as '0'.

- 6: Bit 7 and Bit 6 are cleared by user software or by a POR.
- 7: Bit 21 of TBLPTRU allows access to the device configuration bits.

| B: REG | SISTER FI | | IARY (CO | NTINUED |) | 1 | 1 | 1 | |
|---------------|--|--|---|--|--|--|---|--|---|
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
| — | _ | _ | Ν | OV | Z | DC | С | x xxxx | 58, 80 |
| Timer0 Regis | 0000 0000 | 58, 163 | | | | | | | |
| Timer0 Regis | ter Low Byte | | | | | | | xxxx xxxx | 58, 163 |
| TMR0ON | T08BIT | TOCS | T0SE | PSA | T0PS2 | T0PS1 | T0PS0 | 1111 1111 | 58, 161 |
| IDLEN | IRCF2 | IRCF1 | IRCF0 | OSTS | IOFS | SCS1 | SCS0 | 0100 q000 | 39, 58 |
| VDIRMAG | - | IRVST | HLVDEN | HLVDL3 | HLVDL2 | HLVDL1 | HLVDL0 | 0-00 0101 | 58, 291 |
| — | _ | _ | — | — | — | _ | SWDTEN | 0 | 58, 313 |
| IPEN | SBOREN ⁽¹⁾ | _ | RI | TO | PD | POR | BOR | 0q-1 11q0 | 50, 56, 58, 133 |
| Timer1 Regis | ter High Byte | | | | | | | xxxx xxxx | 58, 169 |
| Timer1 Regis | ter Low Byte | | | | | | | xxxx xxxx | 58, 169 |
| RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 0000 0000 | 58, 165 |
| Timer2 Regis | ter | | | | | | | 0000 0000 | 58, 172 |
| Timer2 Period | d Register | | | | | | | 1111 1111 | 58, 172 |
| — | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | 58, 171 |
| MSSP1 Rece | ive Buffer/Trar | nsmit Register | | | | | | XXXX XXXX | 58, 169, 170 |
| MSSP1 Addr | ess Register ir | n l ² C™ Slave r | node. MSSP1 | Baud Rate Re | eload Register | in I ² C Master | mode. | 0000 0000 | 58, 170 |
| SMP | CKE | D/Ā | Р | S | R/W | UA | BF | 0000 0000 | 58, 162, 171 |
| WCOL | SSPOV | SSPEN | СКР | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 58, 163, 172 |
| GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 0000 0000 | 58, 173 |
| A/D Result Re | egister High B | /te | | | | | | xxxx xxxx | 59, 280 |
| A/D Result Re | egister Low By | rte | | | | | | xxxx xxxx | 59, 280 |
| _ | — | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON | 00 0000 | 59, 271 |
| _ | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 00 0000 | 59, 272 |
| ADFM | | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 | 0-00 0000 | 59, 273 |
| Enhanced Ca | pture/Compar | e/PWM Regist | ter 1 High Byte | 9 | | | | xxxx xxxx | 59, 180 |
| Enhanced Ca | pture/Compar | e/PWM Regist | ter 1 Low Byte | 1 | | | | xxxx xxxx | 59, 180 |
| P1M1 | P1M0 | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 0000 0000 | 59, 187 |
| Enhanced Ca | pture/Compar | e/PWM Regist | ter 2 High Byte | e | | | | xxxx xxxx | 59, 180 |
| Enhanced Ca | pture/Compar | e/PWM Regist | ter 2 Low Byte | 1 | | | | xxxx xxxx | 59, 180 |
| P2M1 | P2M0 | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 0000 0000 | 59, 179 |
| Enhanced Ca | pture/Compar | e/PWM Regist | ter 3 High Byte | e | | | | xxxx xxxx | 59, 180 |
| Enhanced Ca | pture/Compar | e/PWM Regist | ter 3 Low Byte | 1 | | | | xxxx xxxx | 59, 180 |
| P3M1 | P3M0 | DC3B1 | DC3B0 | CCP3M3 | CCP3M2 | CCP3M1 | CCP3M0 | 0000 0000 | 59, 179 |
| ECCP1ASE | ECCP1AS2 | ECCP1AS1 | ECCP1AS0 | PSS1AC1 | PSS1AC0 | PSS1BD1 | PSS1BD0 | 0000 0000 | 59, 201 |
| CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 0000 0000 | 59, 287 |
| C2OUT | C1OUT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 0000 0111 | 59, 281 |
| Timer3 Regis | ter High Byte | | | | | | | xxxx xxxx | 59, 175 |
| | | | | | | | | | |
| Timer3 Regis | ter Low Byte | | | | | | | XXXX XXXX | 59, 175 |
| | Bit 7 Timer0 Regis Timer0 Regis Timer0 Regis TMR0ON IDLEN VDIRMAG UDIRMAG IPEN Timer1 Regis Timer1 Regis RD16 Timer2 Regis Timer2 Period MSSP1 Addre SMP WCOL GCEN A/D Result Re A/D R | Bit 7Bit 6Imer0 Register High ByteTimer0 Register Low ByteTIMR0ONT08BITIDLENIRCF2VDIRMAG | Bit 7Bit 6Bit 5———Timer0 Register High ByteTimer0 Register Low ByteTMR0ONT08BITT0CSIDLENIRCF2IRCF1VDIRMAG—IRVST———IPENSBOREN(1)—Timer1 Register Low ByteTimer1 Register Low ByteRD16T1RUNT1CKPS1Timer2 RegisterT20UTPS3T20UTPS2MSSP1 Receive Buffer/Trasmit RegisterT380PCKEMSSP1 Address Register in I ² CTM Slave reSMPCKEMCOLSSPOVSSPENGCENACKSTATACKDTA/D Result Register Low Byte—CHS3———CHS3———CHS3———CHS3———CHS3———CHS3PIM1P1M0DC1B1Enhanced Capture/Compare/PWM RegistEnhanced Capture/Compare/PWM Regi | Bit 7Bit 6Bit 5Bit 4———NTimer0 Register High ByteTOCSTOSETMROONT08BITTOCSTOSEIDLENIRCF2IRCF1IRCF0VDIRMAG—IRVSTHLVDEN————IPENSBOREN(1)—RTImer1 Register High ByteTimer1 Register Low ByteTICKPS1T1CKPS0Timer1 Register Low ByteRD16T1RUNT1CKPS1T1CKPS0Timer2 RegisterT2OUTPS3T2OUTPS2T2OUTPS1MSSP1 Receive Buffer/Transmit RegisterMSSP1RCKED/ĀSMPCKED/ĀPWCOLSSPOVSSPENCKPGCENACKSTATACKDTACKENA/D Result Register Low Byte———MSSP1 Address Register In PCTM SlaveKCKPMCCIGCENACKSTATACKDTACKENA/D Result Register Low Byte—————CHS3CHS3CHS2————MFM—ACQT2ADFM—ACQT2ADFM—ACQT2P1M1P1M0DC1B1DC1B0Enhanced Capture/Compare/PWM Register 1 Low ByteP1M1P2M0DC2B1DC2B0Enhanced Capture/Compare/PWM Register 3 High ByteEnhanced Capture/Compare/PWM Register 3 Low ByteP3M1P3M0DC3B1DC3B0ECCP1AS2< | Bit 7Bit 6Bit 5Bit 4Bit 3NOVTimer0 Register High ByteTIMR00NT08BITT0CST0SEPSAIDLENIRCF2IRCF1IRCF0OSTSVDIRMAG-IRVSTHLVDENHLVDL3IPENSBOREN ⁽¹⁾ -RīTOTimer1 Register Low ByteT1CKPS1T1CKPS0T10SCENTimer1 Register Low ByteT10KPS1T1CKPS0T10SCENTimer2 RegisterT20UTPS3T20UTPS2T20UTPS1T20UTPS0MSSP1 Receive Buffer/Transmit RegisterT20UTPS0MSSP1 Baud Rate RefSMPCKED/ĀPSWCOLSSPOVSSPENCKPSSPM3GCENACKSTATACKDTACKENRCENA/D Result Register High Byte-CHS3CHS2CHS1ADFM-ACQT2ACQT1ACQT0Enhanced Capture/Compare/PWM Register 1 High ByteEnhanced Capture/Compare/PWM Register 2 Low ByteP1M1P1M0DC1B1DC1B0CCP1M3Enhanced Capture/Compare/PWM Register 2 Low ByteP2M1P2M0DC2B1DC2B0CCP3M3ECCP1AS2ECCP1AS2ECCP1AS1ECCP1AS1ECCP1AS2CHS3CHS3CHS3Enhanced Capture/Compare/PWM Register 3 High ByteEnhanced Capture/Compare/PWM Register 1 Low ByteP3M1P3M0DC3B1DC3B0CCP3M3ECCP1AS2ECCP1AS2ECCP1AS1ECC | Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 — — N OV Z Timer0 Register Low Byte TOCS TOSE PSA TOPS2 IDLEN IRCF2 IRCF1 IRCF0 OSTS IOFS VDIRMAG — IRVST HLVDEN HLVDL3 HLVDL2 — — — — — — IPEN SBOREN ⁽¹⁾ — RI TO PD Timer1 Register High Byte TICKPS0 T1OSCEN TISYNC Timer2 Register TIMR20N T1CKPS1 T1CKPS0 T1OSCEN TISYNC Timer2 Register TIMR20N TOSE PD TMR20N MSSP1 Receive Buffer/Transmit Register MSSP1 Baud Rate Reload Register MSSP1 Address Register in I ² C TM Slave mode. MSSP1 Baud Rate Reload Register SMP CKE D/Ā P S R/Ŵ WCOL SSPOV SSPEN CKP SSPM3 SSPM2 GCEN ACKSTAT ACKDT ACKEN RCEN PEN A/D Result Register Low Byte — — — — — — — CHS3 CHS2 CHS1 CHS0 <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 — — — N OV Z DC Timer0 Register High Byte TOCS TOSE PSA TOPS2 TOPS1 IDLEN IRCF2 IRCF1 IRCF0 OSTS IOFS SCS1 VDIRMAG — IRVST HLVDEN HLVDL3 HLVDL2 HLVDL1 — — — — — — — IPEN SBORN(*) — Rīt TO PD POR Timer1 Register Low Byte TICKPS1 T1CKPS0 T10SCEN T1SYNC TMR1CS TImer2 Register TImer2 Register — T2CVTPS1 T2OUTPS0 TMR2ON T2CKPS1 MSSP1 Address Register in I²CT[™] Slave mode. MSSP1 Baud Rate Reload Register in I²C Master SSPM2 SSPM1 WCOL SPOV SSPEN CKP SSPM3 SSPM2 SSPM1 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN A/D Result Register Low Byte — — — CHS3 CHS2 CHS1 CHS0 GO/DONE — — CKE DÃ P S</td> <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 — — — N OV Z DC C Timer0 Register Low Byte TImer0 Register Low Byte TOPS2 TOPS1 TOPS0 IOPS1 TOPS0 IDLEN IRCF2 IRCF1 IRCF0 OST5 IOFS SCS1 SCS0 VDIRMAG — IRVST HLVDEN HLVDL3 HLVDL1 HLVDL1 IPEN SBOREN⁽¹⁾ — — — — — — — SWOTEN Timer1 Register High Byte TImer1 Register High Byte TImer1 Register TIMR1CS TMR1CS TMR1CN Timer2 Register TICUTPS3 T20UTPS3 T20UTPS3 TMR2ON T2CKPS1 T2CKPS0 MSSP1 Address Register in I²CT™ Slave mode. MSSP1 Baud Rate Reload Register in I²C Master mode. SMP CKE D/Ā<</td> P S R/W UA BF WCOL SSPOV SSPEN CKP SSPM3 | Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 — — — N OV Z DC Timer0 Register High Byte TOCS TOSE PSA TOPS2 TOPS1 IDLEN IRCF2 IRCF1 IRCF0 OSTS IOFS SCS1 VDIRMAG — IRVST HLVDEN HLVDL3 HLVDL2 HLVDL1 — — — — — — — IPEN SBORN(*) — Rīt TO PD POR Timer1 Register Low Byte TICKPS1 T1CKPS0 T10SCEN T1SYNC TMR1CS TImer2 Register TImer2 Register — T2CVTPS1 T2OUTPS0 TMR2ON T2CKPS1 MSSP1 Address Register in I ² CT [™] Slave mode. MSSP1 Baud Rate Reload Register in I ² C Master SSPM2 SSPM1 WCOL SPOV SSPEN CKP SSPM3 SSPM2 SSPM1 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN A/D Result Register Low Byte — — — CHS3 CHS2 CHS1 CHS0 GO/DONE — — CKE DÃ P S | Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 — — — N OV Z DC C Timer0 Register Low Byte TImer0 Register Low Byte TOPS2 TOPS1 TOPS0 IOPS1 TOPS0 IDLEN IRCF2 IRCF1 IRCF0 OST5 IOFS SCS1 SCS0 VDIRMAG — IRVST HLVDEN HLVDL3 HLVDL1 HLVDL1 IPEN SBOREN ⁽¹⁾ — — — — — — — SWOTEN Timer1 Register High Byte TImer1 Register High Byte TImer1 Register TIMR1CS TMR1CS TMR1CN Timer2 Register TICUTPS3 T20UTPS3 T20UTPS3 TMR2ON T2CKPS1 T2CKPS0 MSSP1 Address Register in I ² CT™ Slave mode. MSSP1 Baud Rate Reload Register in I ² C Master mode. SMP CKE D/Ā< | Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR Timer0 Register High Byte 0000 000 0000 0000 0000 0000 Timer0 Register Low Byte 2020 C C |

REGISTER EILE SUMMARY (CONTINUED) TADIE 5.2.

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition Note

1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, this bit reads as '0'.

These registers and/or bits are not implemented on 64-pin devices and are read as '0'. Reset values are shown for 80-pin devices; 2: individual unimplemented bits should be interpreted as '-'.

The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in 3: INTOSC Modes".

4: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

5: RG5 and LATG5 are only available when Master Clear is disabled (MCLRE configuration bit = 0); otherwise, RG5 and LATG5 read as '0'.

Bit 7 and Bit 6 are cleared by user software or by a POR. 6:

7: Bit 21 of TBLPTRU allows access to the device configuration bits.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|-----------------------|-----------------------|-----------------------|----------------------|---------------|--------|--------|----------------------------|--------|----------------------|---------------------|
| PSPCON | IBF | OBF | IBOV | PSPMODE | _ | | _ | _ | 0000 | 59, 252 |
| SPBRG1 | EUSART1 Ba | 0000 0000 | 59, 252 | | | | | | | |
| RCREG1 | EUSART1 Re | eceive Registe | r | | | | | | 0000 0000 | 59, 260 |
| TXREG1 | EUSART1 Tra | ansmit Registe | r | | | | | | 0000 0000 | 59, 257 |
| TXSTA1 | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 0000 0010 | 59, 248 |
| RCSTA1 | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | 59, 249 |
| EEADRH | - | — | - | — | — | | EEPROM Ad Register High | | 00 | 59, 111 |
| EEADR | EEPROM Ad | dress Register | Low Byte | | | | | | 0000 0000 | 59, 111 |
| EEDATA | EEPROM Da | ta Register | | | | | | | 0000 0000 | 59, 111 |
| EECON2 | EEPROM Co | ntrol Register | 2 (not a physic | cal register) | | | | | 0000 0000 | 59, 88 |
| EECON1 | EEPGD | CFGS | _ | FREE | WRERR | WREN | WR | RD | xx-0 x000 | 59, 89 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 1111 1111 | 60, 131 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 0000 0000 | 60, 125 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 0000 0000 | 60, 128 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 11-1 1111 | 60, 131 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 00-0 0000 | 60, 125 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 00-0 0000 | 60, 128 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 1111 1111 | 60, 130 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 60, 124 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 60, 127 |
| MEMCON ⁽²⁾ | EBDIS | _ | WAIT1 | WAIT0 | _ | _ | WM1 | WM0 | 0-0000 | 60, 96 |
| OSCTUNE | INTSRC | PLLEN ⁽³⁾ | _ | TUN4 | TUN3 | TUN2 | TUN1 | TUN0 | 00-0 0000 | 35, 60 |
| TRISJ ⁽²⁾ | TRISJ7 | TRISJ6 | TRISJ5 | TRISJ4 | TRISJ3 | TRISJ2 | TRISJ1 | TRISJ0 | 1111 1111 | 60, 157 |
| TRISH ⁽²⁾ | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 1111 1111 | 60, 155 |
| TRISG | — | _ | | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 1 1111 | 60, 153 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 1111 1111 | 60, 150 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 1111 1111 | 60, 148 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 1111 1111 | 60, 143 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111 | 60, 140 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 60, 137 |
| TRISA | TRISA7 ⁽⁴⁾ | TRISA6 ⁽⁴⁾ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1111 1111 | 60, 135 |
| LATJ ⁽²⁾ | LATJ7 | LATJ6 | LATJ5 | LATJ4 | LATJ3 | LATJ2 | LATJ1 | LATJ0 | xxxx xxxx | 60, 156 |
| LATH ⁽²⁾ | LATH7 | LATH6 | LATH5 | LATH4 | LATH3 | LATH2 | LATH1 | LATH0 | xxxx xxxx | 60, 154 |
| LATG | — | — | LATG5 ⁽⁵⁾ | LATG4 | LATG3 | LATG2 | LATG1 | LATG0 | xx xxxx | 60, 151 |
| LATF | LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | LATF0 | xxxx xxxx | 60, 149 |
| LATE | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | xxxx xxxx | 60, 146 |
| LATD | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | xxxx xxxx | 60, 143 |
| LATC | LATC7 | LATC6 | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 | xxxx xxxx | 60, 140 |
| LATB | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | xxxx xxxx | 60, 137 |
| LATA | LATA7 ⁽⁴⁾ | LATA6 ⁽⁴⁾ | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | xxxx xxxx | 60, 135 |

TABLE 5-3: REGISTER FILE SUMMARY (CONTINUED)

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, this bit reads as '0'.

2: These registers and/or bits are not implemented on 64-pin devices and are read as '0'. Reset values are shown for 80-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

5: RG5 and LATG5 are only available when Master Clear is disabled (MCLRE configuration bit = 0); otherwise, RG5 and LATG5 read as '0'.

6: Bit 7 and Bit 6 are cleared by user software or by a POR.

7: Bit 21 of TBLPTRU allows access to the device configuration bits.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | , Bit 2 | Bit 1 | Bit 0 | Value on | Details |
|----------------------|--------------------|--------------------|--------------------|-----------|--------------|---------------|----------------------------|---------|-----------|----------|
| | | | | | | | | | POR, BOR | on page: |
| PORTJ ⁽²⁾ | RJ7 | RJ6 | RJ5 | RJ4 | RJ3 | RJ2 | RJ1 | RJ0 | xxxx xxxx | 60, 156 |
| PORTH ⁽²⁾ | RH7 | RH6 | RH5 | RH4 | RH3 | RH2 | RH1 | RH0 | 0000 xxxx | 60, 154 |
| PORTG | _ | _ | RG5 ⁽⁵⁾ | RG4 | RG3 | RG2 | RG1 | RG0 | xx xxxx | 60, 151 |
| PORTF | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | RF0 | x000 0000 | 60, 149 |
| PORTE | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | xxxx xxxx | 60, 146 |
| PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | xxxx xxxx | 60, 143 |
| PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | 60, 140 |
| PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | 60, 137 |
| PORTA | RA7 ⁽⁴⁾ | RA6 ⁽⁴⁾ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | xx0x 0000 | 61, 135 |
| SPBRGH1 | EUSART1 Ba | ud Rate Gene | rator Register | High Byte | | | | | 0000 0000 | 61, 252 |
| BAUDCON1 | ABDOVF | RCIDL | | SCKP | BRG16 | — | WUE | ABDEN | 01-0 0-00 | 61, 250 |
| SPBRGH2 | EUSART2 Ba | ud Rate Gene | rator Register | High Byte | | | | | 0000 0000 | 61, 252 |
| BAUDCON2 | ABDOVF | RCIDL | _ | SCKP | BRG16 | _ | WUE | ABDEN | 01-0 0-00 | 61, 250 |
| ECCP1DEL | P1RSEN | P1DC6 | P1DC5 | P1DC4 | P1DC3 | P1DC2 | P1DC1 | P1DC0 | 0000 0000 | 61, 200 |
| TMR4 | Timer4 Regis | ter | | | | | | | 0000 0000 | 61, 178 |
| PR4 | Timer4 Period | l Register | | | | | | | 1111 1111 | 61, 178 |
| T4CON | — | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 | -000 0000 | 61, 178 |
| CCPR4H | Capture/Com | pare/PWM Re | gister 4 High E | Byte | | | | | xxxx xxxx | 61, 180 |
| CCPR4L | Capture/Com | pare/PWM Re | gister 4 Low B | yte | | | | | xxxx xxxx | 61, 180 |
| CCP4CON | — | _ | DC4B1 | DC4B0 | CCP4M3 | CCP4M2 | CCP4M1 | CCP4M0 | 00 0000 | 61, 179 |
| CCPR5H | Capture/Com | pare/PWM Re | gister 5 High E | Byte | | | | | xxxx xxxx | 61, 180 |
| CCPR5L | Capture/Com | pare/PWM Re | gister 5 Low B | yte | | | | | xxxx xxxx | 61, 180 |
| CCP5CON | — | _ | DC5B1 | DC5B0 | CCP5M3 | CCP5M2 | CCP5M1 | CCP5M0 | 00 0000 | 61, 179 |
| SPBRG2 | EUSART2 Ba | ud Rate Gene | rator Register | Low Byte | | | | | 0000 0000 | 61, 252 |
| RCREG2 | EUSART2 Re | ceive Registe | r | | | | | | 0000 0000 | 61, 260 |
| TXREG2 | EUSART2 Tra | ansmit Registe | er | | | | | | 0000 0000 | 61, 257 |
| TXSTA2 | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 0000 0010 | 61, 248 |
| RCSTA2 | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | 61, 249 |
| ECCP3AS | ECCP3ASE | ECCP3AS2 | ECCP3AS1 | ECCP3AS0 | PSS3AC1 | PSS3AC0 | PSS3BD1 | PSS3BD0 | 0000 0000 | 61, 201 |
| ECCP3DEL | P3RSEN | P3DC6 | P3DC5 | P3DC4 | P3DC3 | P3DC2 | P3DC1 | P3DC0 | 0000 0000 | 61, 200 |
| ECCP2AS | ECCP2ASE | ECCP2AS2 | ECCP2AS1 | ECCP2AS0 | PSS2AC1 | PSS2AC0 | PSS2BD1 | PSS2BD0 | 0000 0000 | 61, 201 |
| ECCP2DEL | P2RSEN | P2DC6 | P2DC5 | P2DC4 | P2DC3 | P2DC2 | P2DC1 | P2DC0 | 0000 0000 | 61, 200 |
| SSP2BUF | MSSP2 Rece | ive Buffer/Trar | nsmit Register | | | | | | xxxx xxxx | 61, 170 |
| SSP2ADD | | | | | Baud Rate Re | load Register | in I ² C Master | mode. | 0000 0000 | 61, 170 |
| SSP2STAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 0000 0000 | 61, 216 |
| SSP2CON1 | WCOL | SSPOV | SSPEN | СКР | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 61, 217 |
| SSP2CON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 0000 0000 | 61, 218 |

 $\label{eq:legend: Legend: Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition$

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, this bit reads as '0'.

2: These registers and/or bits are not implemented on 64-pin devices and are read as '0'. Reset values are shown for 80-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as 'o'. See Section 2.6.4 "PLL in INTOSC Modes".

4: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

5: RG5 and LATG5 are only available when Master Clear is disabled (MCLRE configuration bit = 0); otherwise, RG5 and LATG5 read as '0'.

6: Bit 7 and Bit 6 are cleared by user software or by a POR.

7: Bit 21 of TBLPTRU allows access to the device configuration bits.

5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 26-2 and Table 26-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

REGISTER 5-2: STATUS: ARITHMETIC STATUS REGISTER

| | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|--------|---------------------------|--|-------------------------------|------------------|---|------------------------|---------------|----------|
| | — | — | — | N | OV | Z | DC | С |
| | bit 7 | | | | | | | bit 0 |
| it 7-5 | Unimplem | ented: Read | d as '0' | | | | | |
| it 4 | negative (/ 1 = Result | e bit used for sign ALU MSB = 1 was negativ was positive | 1). e | ic (2's comp | lement). It in | dicates whe | ther the res | ult was |
| it 3 | magnitude 1 = Overflo | ow bit used for sign which cause ow occurred arflow occurr | es the sign b for signed a | oit (bit 7 of th | e result) to o | change state | Э. | ne 7-bit |
| it 2 | Z: Zero bit | | | | | | | |
| | | sult of an ari sult of an ari | | | |) | | |
| it 1 | - | Carry/borrow | | BWF instructi | ons: | | | |
| | | /-out from the ry-out from t | | | | rred | | |
| | Note: | 2's complei | ment of the | second ope | ed. A subtr rand. For ro the source | t ate (RRF, RI | | |
| it O | 1 = A carry | orrow bit ADDLW, SUI -out from the ry-out from t | e Most Sign | ificant bit of | the result oc | | | |
| | Note: | 2's compler | ment of the | second ope | ed. A subtr rand. For ro /-order bit of | t ate (RRF, RI | LF) instructi | |
| | Legend: R = Reada | able bit | M = M | Vritable bit | – Inir | nnlemented | bit, read as | ·O' |

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

5.4 Data Addressing Modes

| Note: | The execution of some instructions in the |
|-------|--|
| | core PIC18 instruction set are changed |
| | when the PIC18 extended instruction set is |
| | enabled. See Section 5.5 "Data Memory |
| | and the Extended Instruction Set" for |
| | more information. |

The data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST configuration bit = 1). Its operation is discussed in greater detail in **Section 5.5.1 "Indexed Addressing with Literal Offset**".

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File") or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

| | LFSR | FSR0, 100h | ı ; |
|---------|-------|------------|------------------|
| NEXT | CLRF | POSTINC0 | ; Clear INDF |
| | | | ; register then |
| | | | ; inc pointer |
| | BTFSS | FSROH, 1 | ; All done with |
| | | | ; Bank1? |
| | BRA | NEXT | ; NO, clear next |
| CONTINU | UE | | ; YES, continue |
| | | | |

5.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

000h Using an instruction with one of the ADDWF, INDF1, 1 Bank 0 indirect addressing registers as the 100h operand Bank 1 200h Bank 2 300h FSR1H:FSR1L ...uses the 12-bit address stored in the FSR pair associated with that 0 0 register Bank 3 1 1 0 1 1 0 1 1 0 0 1 0 through Bank 13 ...to determine the data memory location to be used in that operation. E00h In this case, the FSR1 pair contains ECCh. This means the contents of Bank 14 F00h location ECCh will be added to that of the W register and stored back in Bank 15 FFFh ECCh. **Data Memory**

FIGURE 5-8: INDIRECT ADDRESSING

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an address pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 26.2.1** "Extended Instruction Syntax".

PIC18F8722 FAMILY

FIGURE 5-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When 'a' = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations 060h to 07Fh (Bank 0) and F80h to FFFh (Bank 15) of data memory.

Locations below 60h are not available in this addressing mode.


When 'a' = 0 and $f \le 5Fh$:

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.



5.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.2 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 5-10. Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

5.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 26.2 "Extended Instruction Set"**.

FIGURE 5-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING


Example Situation:

ADDWF f, d, a FSR2H:FSR2L = 120h Locations in the region from the FSR2 pointer (120h) to the pointer plus 05Fh (17Fh) are mapped to the bottom of the Access RAM (000h-05Fh).

Locations in Bank 0 from 060h to 07Fh are mapped, as usual, to the middle half of the Access Bank.

Special File Registers at F80h through FFFh are mapped to 80h through FFh, as usual.

Bank 0 addresses below 5Fh can still be addressed by using the BSR.



PIC18F8722 FAMILY

NOTES:

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.


Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 6-1: TABLE READ OPERATION



© 2004 Microchip Technology Inc.





6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 25.0 "Special Features of the CPU"**). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

| Note: | During normal operation, the WRERR is | | | | | | | | |
|-------|---|--|--|--|--|--|--|--|--|
| | read as '1'. This can indicate that a write | | | | | | | | |
| | operation was prematurely terminated by | | | | | | | | |
| | a Reset, or a write operation was | | | | | | | | |
| | attempted improperly. | | | | | | | | |

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

PIC18F8722 FAMILY

| REGISTER 6-1: | EECON1: | EEPROM | CONTROL | REGISTE | R 1 | | | | | |
|----------------------|--|---|-----------------|--------------|-----------------------|--------------|--------------|------------|--|--|
| | R/W-x | R/W-x | U-0 | R/W-0 | R/W-x | R/W-0 | R/S-0 | R/S-0 | | |
| | EEPGD | CFGS | — | FREE | WRERR | WREN | WR | RD | | |
| | bit 7 | | | · | | | | bit 0 | | |
| bit 7 | | ash Program | n or Data El | | mory Select | hit | | | | |
| bit i | | EEPGD: Flash Program or Data EEPROM Memory Select bit 1 = Access Flash program memory | | | | | | | | |
| | | s data EEPF | | | | | | | | |
| bit 6 | CFGS: Fla | sh Program/ | Data EEPR | OM or Conf | iguration Se | lect bit | | | | |
| | | s Configurat s Flash prog | 0 | | memory | | | | | |
| bit 5 | Unimplem | ented: Read | d as '0' | | | | | | | |
| bit 4 | FREE: Flas | sh Row Eras | e Enable bi | t | | | | | | |
| | (cleare | the program ed by comple m write only | | | d by TBLPT) | R on the ne> | kt WR comm | nand | | |
| bit 3 | WRERR: F | lash Progra | m/Data EEF | PROM Error | Flag bit | | | | | |
| | 1 = A write operation is prematurely terminated (any Reset during self-timed programming ir normal operation, or an improper write attempt) 0 = The write operation completed | | | | | | | ramming in | | |
| | Note: | | | rs, the EEPO | GD and CFG dition. | S bits are n | ot cleared. | | | |
| bit 2 | WREN: Fla | ish Program | /Data EEPF | ROM Write E | Enable bit | | | | | |
| | | write cycles | | | | | | | | |
| | 0 = Inhibits write cycles to Flash program/data EEPROM | | | | | | | | | |
| bit 1 | WR: Write | | | | | | | | | |
| | 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete | | | | | | | | | |
| bit 0 | RD: Read | RD: Read Control bit | | | | | | | | |
| | 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RI only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFC 0 = Does not initiate an EEPROM read | | | | | | | | | |
| | Legend: | | | | | | | | | |
| | R = Reada | ble bit | W = W | /ritable bit | | | | | | |
| | S = Bit can | be set by set | oftware, but | not cleared | U = Unin | plemented | bit, read as | '0' | | |

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 64 bytes is written to. For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

| TABLE 6-1: | TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS |
|------------|--|
| IADEL V-I. | |

| Example | Operation on Table Pointer |
|--------------------|---|
| TBLRD* TBLWT* | TBLPTR is not modified |
| TBLRD*+ TBLWT*+ | TBLPTR is incremented after the read/write |
| TBLRD*- TBLWT*- | TBLPTR is decremented after the read/write |
| TBLRD+* TBLWT+* | TBLPTR is incremented before the read/write |

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

| | MOVLW MOVWF MOVWF MOVLW | CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW | | Load TBLPTR with the base address of the word |
|-----------|----------------------------------|--|---|--|
| | MOVWF | TBLPTRL | | |
| READ_WORD | | | | |
| | TBLRD*+ | | ; | read into TABLAT and increment |
| | MOVF | TABLAT, W | ; | get data |
| | MOVWF | WORD_EVEN | | |
| | TBLRD*+ | | ; | read into TABLAT and increment |
| | MOVF | TABLAT, W | ; | get data |
| | MOVF | WORD_ODD | | |

6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase for TIW (see parameter D133A).
- 8. Re-enable interrupts.

| | MOVLW MOVWF MOVLW MOVWF MOVLW | CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW | ; load TBLPTR with the base ; address of the memory block |
|-----------|---|--|--|
| ERASE ROW | MOVWF | TBLPTRL | |
| _ | BSF | EECON1, EEPGD | ; point to Flash program memory |
| | BCF | EECON1, CFGS | ; access Flash program memory |
| | BSF | EECON1, WREN | ; enable write to memory |
| | BSF | EECON1, FREE | ; enable Row Erase operation |
| | BCF | INTCON, GIE | ; disable interrupts |
| Required | MOVLW | 55h | |
| Sequence | MOVWF | EECON2 | ; write 55h |
| | MOVLW | 0AAh | |
| | MOVWF | EECON2 | ; write OAAh |
| | BSF | EECON1, WR | ; start erase (CPU stall) |
| | BSF | INTCON, GIE | ; re-enable interrupts |

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

6.5 Writing to Flash Program Memory

The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming.


Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 64 holding registers before executing a write operation.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the row erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write the 64 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- The CPU will stall for duration of the write for TIW (see parameter D133A).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

An example of the required code is shown in Example 6-3 on the following page.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

| EXAMPLE 6-3: | WRITING | IO FLASH PROGRAM M | EWORT |
|--------------------|---------|---------------------|---------------------------------------|
| | MOVLW | D'64' | ; number of bytes in erase block |
| | MOVWF | COUNTER | |
| | MOVLW | BUFFER_ADDR_HIGH | ; point to buffer |
| | MOVWF | FSROH | |
| | MOVLW | BUFFER_ADDR_LOW | |
| | MOVWF | FSROL | |
| | MOVLW | CODE_ADDR_UPPER | ; Load TBLPTR with the base |
| | MOVWF | TBLPTRU | ; address of the memory block |
| | MOVLW | CODE ADDR HIGH | |
| | MOVWF | TBLPTRH | |
| | MOVLW | CODE ADDR LOW | |
| | MOVWF | TBLPTRL | |
| READ_BLOCK | | | |
| | TBLRD*+ | | ; read into TABLAT, and inc |
| | MOVF | TABLAT, W | ; get data |
| | MOVWF | POSTINCO | ; store data |
| | DECFSZ | COUNTER | ; done? |
| | BRA | READ_BLOCK | ; repeat |
| MODIFY_WORD | | | |
| | MOVLW | DATA_ADDR_HIGH | ; point to buffer |
| | MOVWF | FSROH | |
| | MOVLW | DATA_ADDR_LOW | |
| | MOVWF | FSROL | |
| | MOVLW | NEW DATA LOW | ; update buffer word |
| | MOVWF | POSTINCO | - |
| | MOVLW | NEW DATA HIGH | |
| | MOVWF | INDFO | |
| ERASE_BLOCK | | | |
| | MOVLW | CODE_ADDR_UPPER | ; load TBLPTR with the base |
| | MOVWF | TBLPTRU | ; address of the memory block |
| | MOVLW | CODE ADDR HIGH | |
| | MOVWF | TBLPTRH | |
| | MOVLW | CODE ADDR LOW | |
| | MOVWF | TBLPTRL | |
| | BSF | EECON1, EEPGD | ; point to Flash program memory |
| | BCF | EECON1, CFGS | ; access Flash program memory |
| | BSF | EECON1, WREN | ; enable write to memory |
| | BSF | EECON1, FREE | ; enable Row Erase operation |
| | BCF | INTCON, GIE | ; disable interrupts |
| | MOVLW | 55h | |
| Required | MOVWF | EECON2 | ; write 55h |
| Sequence | MOVLW | 0AAh | |
| | MOVWF | EECON2 | ; write OAAh |
| | BSF | EECON1, WR | ; start erase (CPU stall) |
| | BSF | INTCON, GIE | ; re-enable interrupts |
| | TBLRD*- | | ; dummy read decrement |
| | MOVLW | BUFFER_ADDR_HIGH | ; point to buffer |
| | MOVWF | FSROH – – | |
| | MOVLW | BUFFER_ADDR_LOW | |
| | MOVWF | FSROL | |
| WRITE_BUFFER_BACK | | | |
| | MOVLW | D'64' | ; number of bytes in holding register |
| | MOVWF | COUNTER | |
| WRITE_BYTE_TO_HREG | 3S | | |
| | MOVFF | POSTINCO, WREG | ; get low byte of buffer data |
| | MOVWF | TABLAT | ; present data to table latch |
| | TBLWT+* | | ; write data, perform a short write |
| | | | ; to internal TBLWT holding register. |
| | DECFSZ | COUNTER | ; loop until buffers are full |
| | BRA | WRITE WORD TO HREGS | - |
| | | | |

| EXAMPLE 6-3: | WRITING TO FLASH PROGRAM MEMORY (CONTINUED) | | | | | | | | |
|----------------|---|---------|-------|---|-------------------------------|--|--|--|--|
| PROGRAM_MEMORY | | | | | | | | | |
| | BSF | EECON1, | EEPGD | ; | point to Flash program memory | | | | |
| | BCF | EECON1, | CFGS | ; | access Flash program memory | | | | |
| | BSF | EECON1, | WREN | ; | enable write to memory | | | | |
| | BCF | INTCON, | GIE | ; | disable interrupts | | | | |
| | MOVLW | 55h | | | | | | | |
| Required | MOVWF | EECON2 | | ; | write 55h | | | | |
| Sequence | MOVLW | 0AAh | | | | | | | |
| | MOVWF | EECON2 | | ; | write 0AAh | | | | |
| | BSF | EECON1, | WR | ; | start program (CPU stall) | | | | |
| | BSF | INTCON, | GIE | ; | re-enable interrupts | | | | |
| | BCF | EECON1, | WREN | ; | disable write to memory | | | | |

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 25.0** "**Special Features of the CPU**" for more detail.

6.6 Flash Program Operation During Code Protection

See Section 25.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|-----------|---------------|-----------------------|----------------|---------------|--------------|---------------|-------------|----------------------------|
| TBLPTRU | | — | bit 21 ⁽¹⁾ | Program Me | emory Table I | Pointer Uppe | r Byte (TBLP | /TR<20:16>) | 57 |
| TBPLTRH | Program M | emory Table | Pointer H | ligh Byte (TE | BLPTR<15:8 | >) | | | 57 |
| TBLPTRL | Program M | emory Table | Pointer L | ow Byte (TB | BLPTR<7:0>) |) | | | 57 |
| TABLAT | Program M | emory Table | Latch | | | | | | 57 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| EECON2 | EEPROM C | Control Regis | ster 2 (not | t a physical r | egister) | | | | 59 |
| EECON1 | EEPGD | CFGS | — | FREE | WRERR | WREN | WR | RD | 59 |
| IPR2 | OSCFIP | CMIP | — | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: Bit 21 of TBLPTRU allows access to the device configuration bits.

PIC18F8722 FAMILY

NOTES:

7.0 EXTERNAL MEMORY BUS

| Note: | The external memory bus is not imple- |
|-------|---------------------------------------|
| | mented on PIC18F6527/6622/6627/6722 |
| | (64-pin) devices. |

The External Memory Bus allows the device to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program or data memory. It supports both 8-bit and 16-bit Data Width modes and four address widths from 8 to 20 bits. The bus is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals.

A list of the pins and their functions is provided in Table 7-1.

TABLE 7-1:PIC18F8527/8622/8627/8722 EXTERNAL BUS – I/O PORT FUNCTIONS

| Name | Port | Bit | External Memory Bus Function | | |
|----------|-------|-----|--|--|--|
| RD0/AD0 | PORTD | 0 | Address bit 0 or Data bit 0 | | |
| RD1/AD1 | PORTD | 1 | Address bit 1 or Data bit 1 | | |
| RD2/AD2 | PORTD | 2 | Address bit 2 or Data bit 2 | | |
| RD3/AD3 | PORTD | 3 | Address bit 3 or Data bit 3 | | |
| RD4/AD4 | PORTD | 4 | Address bit 4 or Data bit 4 | | |
| RD5/AD5 | PORTD | 5 | Address bit 5 or Data bit 5 | | |
| RD6/AD6 | PORTD | 6 | Address bit 6 or Data bit 6 | | |
| RD7/AD7 | PORTD | 7 | Address bit 7 or Data bit 7 | | |
| RE0/AD8 | PORTE | 0 | Address bit 8 or Data bit 8 | | |
| RE1/AD9 | PORTE | 1 | Address bit 9 or Data bit 9 | | |
| RE2/AD10 | PORTE | 2 | Address bit 10 or Data bit 10 | | |
| RE3/AD11 | PORTE | 3 | Address bit 11 or Data bit 11 | | |
| RE4/AD12 | PORTE | 4 | Address bit 12 or Data bit 12 | | |
| RE5/AD13 | PORTE | 5 | Address bit 13 or Data bit 13 | | |
| RE6/AD14 | PORTE | 6 | Address bit 14 or Data bit 14 | | |
| RE7/AD15 | PORTE | 7 | Address bit 15 or Data bit 15 | | |
| RH0/A16 | PORTH | 0 | Address bit 16 | | |
| RH1/A17 | PORTH | 1 | Address bit 17 | | |
| RH2/A18 | PORTH | 2 | Address bit 18 | | |
| RH3/A19 | PORTH | 3 | Address bit 19 | | |
| RJ0/ALE | PORTJ | 0 | Address Latch Enable (ALE) Control pin | | |
| RJ1/OE | PORTJ | 1 | Output Enable (OE) Control pin | | |
| RJ2/WRL | PORTJ | 2 | Write Low (WRL) Control pin | | |
| RJ3/WRH | PORTJ | 3 | Write High (WRH) Control pin | | |
| RJ4/BA0 | PORTJ | 4 | Byte Address bit 0 (BA0) | | |
| RJ5/CE | PORTJ | 5 | Chip Enable (CE) Control pin | | |
| RJ6/LB | PORTJ | 6 | Lower Byte Enable (LB) Control pin | | |
| RJ7/UB | PORTJ | 7 | Upper Byte Enable (UB) Control pin | | |

Note: For the sake of clarity, only I/O port and external bus assignments are shown here. One or more additional multiplexed features may be available on some pins.

7.1 **External Memory Bus Control**

The operation of the interface is controlled by the MEMCON register (Register 7-1). This register is available in all program memory operating modes except Microcontroller mode. In this mode, the register is disabled and cannot be written to.

The EBDIS bit (MEMCON<7>) controls the operation of the bus and related port functions. Clearing EBDIS enables the interface and disables the I/O functions of the ports, as well as any other functions multiplexed to those pins. Setting the bit enables the I/O ports and other functions but allows the interface to override everything else on the pins when an external memory operation is required. By default, the external bus is always enabled and disables all other I/O.

-n = Value at POR

The operation of the EBDIS bit is also influenced by the program memory mode being used. This is discussed in more detail in Section 7.4 "Program Memory Modes and the External Memory Bus".

The WAIT bits allow for the addition of wait states to external memory operations. The use of these bits is discussed in Section 7.3 "Wait States".

The WM bits select the particular operating mode used when the bus is operating in 16-bit Data Width mode. These are discussed in more detail in Section 7.5 "16-bit Data Width Modes". These bits have no effect when an 8-bit Data Width mode is selected.

MEMCON EXTERNAL MEMORY BUS CONTROL REGISTER **REGISTER 7-1:**

| ER 7-1: | MEMCON | MEMCON: EXTERNAL MEMORY BUS CONTROL REGISTER | | | | | | | | | | |
|---------|---|--|----------------------------------|--------------|------------------------------|------------|--------------|-------|--|--|--|--|
| | R/W-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | | | | |
| | EBDIS | — | WAIT1 | WAIT0 | | | WM1 | WM0 | | | | |
| | bit7 | | | | | | | bit0 | | | | |
| bit 7 | EBDIS: Ext | ternal Bus D | isable bit | | | | | | | | | |
| | | | | | r accesses e ped as I/O p | | nory; | | | | | |
| | | | ys enabled, | | • • | | | | | | | |
| bit 6 | Unimplem | ented: Read | d as '0' | | | | | | | | | |
| bit 5-4 | WAIT1:WA | I TO: Table F | Reads and V | /rites Bus C | ycle Wait Co | ount bits | | | | | | |
| | 11 = Table | reads and v | vrites will wa | it 0 TCY | | | | | | | | |
| | | | vrites will wa | | | | | | | | | |
| | | | vrites will wa vrites will wa | | | | | | | | | |
| bit 3-2 | | ented: Read | | | | | | | | | | |
| | • | | | 16 hit Data | Due Width C | alaat hita | | | | | | |
| bit 1-0 | | • | | | Bus Width S | | | | | | | |
| | 1x = Word Write mode: TABLAT0 and TABLAT1 word output, WRH active when TABLAT1 written | | | | | | | | | | | |
| | 01 = Byte Select mode: TABLAT data copied on both MSB and LSB, \overline{WRH} and $(\overline{UB} \text{ or } \overline{LB})$ will activate | | | | | | | | | | | |
| | 00 = Byte \ | 00 = Byte Write mode: TABLAT data copied on both MSB and LSB, \overline{WRH} or \overline{WRL} will activate | | | | | | | | | | |
| | Legend: | | | | | | | | | | | |
| | R = Reada | ble bit | W = W | ritable bit | U = Unim | plemented | bit, read as | '0' | | | | |

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

7.2 Address and Data Width

PIC18F8527/8622/8627/8722 devices can be independently configured for different address and data widths on the same memory bus. Both address and data width are set by configuration bits in the CONFIG3L register. As configuration bits, this means that these options can only be configured by programming the device and are not controllable in software.

The BW bit selects an 8-bit or 16-bit data bus width. Setting this bit (default) selects a data width of 16 bits.

The ADW1:ADW0 bits determine the address bus width. The available options are 20-bit (default), 16-bit, 12-bit and 8-bit. Selecting any of the options other than 20-bit width makes a corresponding number of high-order lines available for I/O functions; these pins are no longer affected by the setting of the EBDIS bit. For example, selecting a 16-bit Address mode (ADW1:ADW0 = 10) disables A19:A16 and allows PORTH<3:0> to function without interruptions from the bus. Using smaller address widths allows users to tailor the memory bus to the size of the external memory space for a particular design while freeing up pins for dedicated I/O operation.

Because the ADW bits have the effect of disabling pins for memory bus operations, it is important to always select an address width at least equal to the data width. If 8-bit or 12-bit address widths are used with a 16-bit data width, the upper bits of data will not be available on the bus.

All combinations of address and data widths require multiplexing of address and data information on the same lines. The address and data multiplexing, as well as I/O ports made available by the use of smaller address widths, are summarized in Table 7-2.

7.2.1 21-BIT ADDRESSING

As an extension of 20-bit address width operation, the external memory bus can also fully address a 2 Mbyte memory space. This is done by using the Bus Address bit 0 (BA0) control line as the Least Significant bit of the address. The UB and LB control signals may also be used with certain memory devices to select the upper and lower bytes within a 16-bit wide data word.

This addressing mode is available in both 8-bit and certain 16-bit Data Width modes. Additional details are provided in Section 7.5.3 "16-bit Byte Select Mode" and Section 7.6 "8-bit Data Width Modes".

7.3 Wait States

While it may be assumed that external memory devices will operate at the microcontroller clock rate, this is often not the case. In fact, many devices require longer times to write or retrieve data than the time allowed by the execution of table read or table write operations.

To compensate for this, the external memory bus can be configured to add a fixed delay to each table operation using the bus. Wait states are enabled by setting the WAIT configuration bit. When enabled, the amount of delay is set by the WAIT1:WAIT0 bits (MEMCON<5:4>). The delay is based on multiples of microcontroller instruction cycle time and are added following the instruction cycle when the table operation is executed. The range is from no delay to 3 Tcy (default value).

| Data Width | Address Width | Multiplexed Data and Address Lines (and Corresponding Ports) | Address-Only Lines (and Corresponding Ports) | Ports Available for I/O |
|------------|---------------|--|--|-----------------------------|
| 8-bit | 8-bit | AD7:AD0 (PORTD<7:0>) | _ | All of PORTE and PORTH |
| | 12-bit | | AD11:AD8 (PORTE<3:0>) | PORTE<7:4>, All of PORTH |
| | 16-bit | | AD15:AD8 (PORTE<7:0>) | All of PORTH |
| | 20-bit | | A19:A16, AD15:AD8 (PORTH<3:0>, PORTE<7:0>) | — |
| 16-bit | 16-bit | AD15:AD0 (PORTD<7:0>, PORTE<7:0>) | — | All of PORTH |
| | 20-bit | | A19:A16 (PORTH<3:0>) | _ |

TABLE 7-2: ADDRESS AND DATA LINES FOR DIFFERENT ADDRESS AND DATA WIDTHS

7.4 Program Memory Modes and the External Memory Bus

PIC18F8527/8622/8627/8722 devices are capable of operating in any one of four program memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depends on the program memory mode selected, as well as the setting of the EBDIS bit.

In **Microcontroller Mode**, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted. The Reset value of EBDIS ('0') is ignored and EMB pins behave as I/O ports.

In **Microprocessor Mode**, the external bus is always active and the port pins have only the external bus function. The value of EBDIS is ignored.

In **Microprocessor with Boot Block** or **Extended Microcontroller Mode**, the external program memory bus shares I/O port functions on the pins. When the device is fetching or doing table read/table write operations on the external program memory space, the pins will have the external bus function. If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports.

If the device fetches or accesses external memory while EBDIS = 1, the pins will switch from I/O to external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports.

If the device is executing out of internal memory when EBDIS = 0, the memory bus address/data and control pins will not be active. They will go to a state where the active address/data pins are tri-state; the \overline{CE} , \overline{OE} , \overline{WRH} , \overline{WRL} , \overline{UB} and \overline{LB} signals are '1'; and ALE and BA0 are '0'. Note that only those pins associated with the current address width are forced to tri-state; the other pins continue to function as I/O. In the case of 16-bit address width, for example, only AD<15:0> (PORTD and PORTE) are affected; A<19:16> (PORTH<3:0>) continue to function as I/O.

In all external memory modes, the bus takes priority over any other peripherals that may share pins with it. This includes the Parallel Slave Port and serial communications modules which would otherwise take priority over the I/O port.

7.5 16-bit Data Width Modes

In 16-bit Data Width mode, the external memory bus can be connected to external memories in three different configurations:

- 16-bit Byte Write
- 16-bit Word Write
- 16-bit Byte Select

The configuration to be used is determined by the WM1:WM0 bits in the MEMCON register (MEMCON<1:0>). These three different configurations allow the designer maximum flexibility in using both 8-bit and 16-bit devices with 16-bit data.


For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits AD<15:0> are available on the external memory interface bus. Following the address latch, the Output Enable signal (\overline{OE}) will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

7.5.1 16-BIT BYTE WRITE MODE

Figure 7-1 shows an example of 16-bit Byte Write mode for PIC18F8527/8622/8627/8722 devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories. During a TBLWT instruction cycle, the TABLAT data is presented on the upper and <u>lower bytes</u> of the AD15:AD0 bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.





7.5.2 16-BIT WORD WRITE MODE

Figure 7-2 shows an example of 16-bit Word Write mode for PIC18F8527/8622/8627/8722 devices. This mode is used for word-wide memories which includes some of the EPROM and Flash-type memories. This mode allows opcode fetches and table reads from all forms of 16-bit memory and table writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD15:AD0 bus. The contents of the holding latch are presented on the lower byte of the AD15:AD0 bus.

The WRH signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the Least Significant bit of TBLPTR but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the table write must be done in pairs on a specific word boundary to correctly write a word location.





FIGURE 7-2: 16-BIT WORD WRITE MODE EXAMPLE

7.5.3 16-BIT BYTE SELECT MODE

Figure 7-3 shows an example of 16-bit Byte Select mode. This mode allows table write operations to word-wide external memories with byte selection capability. This generally includes both word-wide Flash and SRAM devices.

During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD15:AD0 bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or UB/LB signals are used to select the byte to be written, based on the Least Significant bit of the TBLPTR register. Flash and SRAM devices use different control signal combinations to implement Byte Select mode. JEDEC standard Flash memories require that a controller I/O port pin be connected to the memory's BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard static RAM memories, on the other hand, use the UB or LB signals to select the byte.

FIGURE 7-3: 16-BIT BYTE SELECT MODE EXAMPLE



7.5.4 16-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-4 through Figure 7-6. All examples assume either 20-bit or 21-bit address widths.








FIGURE 7-5:

EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)





7.6 8-bit Data Width Modes

In 8-bit Data Width mode, the external memory bus operates only in Multiplexed mode; that is, data shares the 8 least significant bits of the address bus.

Figure 7-7 shows an example of 8-bit Multiplexed mode for PIC18F8527/8622/8627/8722 devices. This mode is used for a single 8-bit memory connected for 16-bit operation. The instructions will be fetched as two 8-bit bytes on a shared data/address bus. The two bytes are sequentially fetched within one instruction cycle (TCY). Therefore, the designer must choose external memory devices according to timing calculations based on 1/2 TCY (2 times the instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered along with setup and hold times. The Address Latch Enable (ALE) pin indicates that the address bits A<15:0> are available on the External Memory Interface bus. The Output Enable signal (\overline{OE}) will enable one byte of program memory for a portion of the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The least significant bit of the address, BA0, must be connected to the memory devices in this mode. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories.

The appropriate level of BA0 control line is strobed on the LSb of the TBLPTR.





FIGURE 7-7: 8-BIT MULTIPLEXED MODE EXAMPLE


7.6.1 8-BIT MODE TIMING


The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-8 through Figure 7-11.






Note 1: The address lines actually used depends on the address width selected. This example assumes 20-bit addressing.









7.7 Operation in Power-Managed Modes

In alternate power-managed Run modes, the external bus continues to operate normally. If a clock source with a lower speed is selected, bus operations will run at that speed. In these cases, excessive access times for the external memory may result if wait states have been enabled and added to external memory operations. If operations in a lower power Run mode are anticipated, users should provide in their applications for adjusting memory access times at the lower clock speeds. In Sleep and Idle modes, the microcontroller core does not need to access data; bus operations are suspended. The state of the external bus is frozen with the address/data pins and most of the control pins holding at the same state they were in when the mode was invoked. The only potential changes are the \overline{CE} , \overline{LB} and \overline{UB} pins which are held at logic high.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------------------------|-------|-------|-------|-------|-------|---------|-----------------------|--------|----------------------------|
| MEMCON ⁽¹⁾ | EBDIS | — | WAIT1 | WAIT0 | — | — | WM1 | WM0 | 60 |
| CONFIG3L ⁽²⁾ | WAIT | BW | ABW1 | ABW0 | — | — | PM1 | PM0 | 302 |
| CONFIG3H | MCLRE | _ | | _ | _ | LPT1OSC | ECCPMX ⁽²⁾ | CCP2MX | 303 |

TABLE 7-3: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-MANAGED MODES

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the external memory bus.

Note 1: This register is not implemented on 64-pin devices.

2: Unimplemented in PIC18F6527/6622/6627/6722 devices.

NOTES:

8.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space, but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SFRs are used to read and write to the data EEPROM, as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADRH:EEADR register pair holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature, as well as from chip-to-chip. Please refer to parameter D122 (Table 28-1 in **Section 28.0 "Electrical Characteristics"**) for exact limits.

8.1 EEADR and EEADRH Registers

The EEADRH:EEADR register pair is used to address the data EEPROM for read and write operations. EEADRH holds the two MSbs of the address; the upper 6 bits are ignored. The 10-bit range of the pair can address a memory range of 1024 bytes (00h to 3FFh).

8.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 8-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit CFGS determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared when the internal programming timer expires and the write operation is complete.

| Note: | During normal operation, the WRERR is read as '1'. This can indicate that a write |
|-------|---|
| | operation was prematurely terminated by |
| | a Reset, or a write operation was |
| | attempted improperly. |

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

| Note: | The EEIF interrupt flag bit (PIR2<4>) is set |
|-------|--|
| | when the write is complete. It must be |
| | cleared in software. |

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

| REGISTER 8-1: | EECON1: | DATA EEF | ROM CO | NTROL RE | GISTER 1 | | | | | |
|---------------|---|--|---------------|-------------|---------------------------|--------------|-------------|--------------|--|--|
| | R/W-x | R/W-x | U-0 | R/W-0 | R/W-x | R/W-0 | R/S-0 | R/S-0 | | |
| | EEPGD | CFGS | _ | FREE | WRERR | WREN | WR | RD | | |
| | bit 7 | | | • | | | • | bit 0 | | |
| | | | | | | | | | | |
| bit 7 | | - | | | mory Select | bit | | | | |
| | | Flash progr data EEPR | | | | | | | | |
| bit 6 | | • | | | iguration Sel | lect bit | | | | |
| | | Configuration Flash progr | | | emory | | | | | |
| bit 5 | Unimplem | ented: Read | as '0' | | | | | | | |
| bit 4 | | sh Row Eras | | | | | | | | |
| | by com | the program opletion of e m write only | - | | by TBLPTR | on the next | WR comma | nd (cleared | | |
| bit 3 | WRERR: F | lash Progra | m/Data EEF | PROM Error | Flag bit | | | | | |
| | 1 = A write operation is prematurely terminated (any Reset during self-timed programming normal operation, or an improper write attempt) 0 = The write operation completed | | | | | | ramming in | | | |
| | Note: | | | s, the EEPG | D and CFG | S bits are n | ot cleared. | | | |
| bit 2 | WREN: Fla | sh Program | /Data EEPR | ROM Write E | nable bit | | | | | |
| | 1 = Allows write cycles to Flash program/data EEPROM 0 = Inhibits write cycles to Flash program/data EEPROM | | | | | | | | | |
| bit 1 | WR: Write | Control bit | | | | | | | | |
| | 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete | | | | | | | | | |
| bit 0 | RD: Read (| Control bit | | | | | | | | |
| | (Read | | cle. RD is c | | rdware. The PGD = 1 or | | | not cleared) | | |
| | in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0 = Does not initiate an EEPROM read | | | | | | | | | |
| | Legend: | | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

DS39646B-page 112

8.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 8-1.

8.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 8-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

8.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 8-1: DATA EEPROM READ

| MOVLW MOVWF MOVLW MOVWF | DATA_EE_ADDRH EEADRH DATA_EE_ADDR EEADR | ; ; Upper bits of Data Memory Address to read ; ; Lower bits of Data Memory Address to read |
|----------------------------------|--|--|
| | | • |
| BCF | EECON1, EEPGD | ; Point to DATA memory |
| BCF | EECON1, CFGS | ; Access EEPROM |
| BSF | EECON1, RD | ; EEPROM Read |
| MOVF | EEDATA, W | ; $W = EEDATA$ |

| EXAMPLE 8-2: | DATA EEPROM WRITE |
|--------------|-------------------|
| | |

| | MOVLW | DATA_EE_ADDRH | ; |
|----------|-------|---------------|---|
| | MOVWF | EEADRH | ; Upper bits of Data Memory Address to write |
| | MOVLW | DATA_EE_ADDR | ; |
| | MOVWF | EEADR | ; Lower bits of Data Memory Address to write |
| | MOVLW | DATA_EE_DATA | ; |
| | MOVWF | EEDATA | ; Data Memory Value to write |
| | BCF | EECON1, EPGD | ; Point to DATA memory |
| | BCF | EECON1, CFGS | ; Access EEPROM |
| | BSF | EECON1, WREN | ; Enable writes |
| | | | |
| | BCF | INTCON, GIE | ; Disable Interrupts |
| | MOVLW | 55h | ; |
| Required | MOVWF | EECON2 | ; Write 55h |
| Sequence | MOVLW | 0AAh | i |
| | MOVWF | EECON2 | ; Write OAAh |
| | BSF | EECON1, WR | ; Set WR bit to begin write |
| | BSF | INTCON, GIE | ; Enable Interrupts |
| | | | |
| | | | ; User code execution |
| | BCF | EECON1, WREN | ; Disable writes on write complete (EEIF set) |
| | | | |

8.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM regardless of the state of the code-protect configuration bit. Refer to **Section 25.0 "Special Features of the CPU"** for additional information.

8.7 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

8.8 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 8-3.

Note: If data EEPROM is only used to store constants and/or data that changes often, an array refresh is likely not required. See specification D124.

| EXAMPLE 8-3: | DATA EEPROM REFRESH ROUTINE |
|--------------|-----------------------------|
|--------------|-----------------------------|

| | CLRF | EEADR | ; | Start at address 0 |
|------|--------|---------------|---|----------------------------|
| | CLRF | EEADRH | ; | |
| | BCF | EECON1, CFGS | ; | Set for memory |
| | BCF | EECON1, EEPGD | ; | Set for Data EEPROM |
| | BCF | INTCON, GIE | ; | Disable interrupts |
| | BSF | EECON1, WREN | ; | Enable writes |
| Loop | | | | Loop to refresh array |
| - | BSF | EECON1, RD | ; | Read current address |
| | MOVLW | 55h | ; | |
| | MOVWF | EECON2 | ; | Write 55h |
| | MOVLW | 0AAh | ; | |
| | MOVWF | EECON2 | ; | Write OAAh |
| | BSF | EECON1, WR | ; | Set WR bit to begin write |
| | BTFSC | EECON1, WR | ; | Wait for write to complete |
| | BRA | \$-2 | | |
| | INCFSZ | EEADR, F | ; | Increment address |
| | BRA | LOOP | ; | Not zero, do it again |
| | INCFSZ | EEADRH, F | ; | Increment the high address |
| | BRA | LOOP | ; | Not zero, do it again |
| | | | | |
| | BCF | EECON1, WREN | ; | Disable writes |
| | BSF | INTCON, GIE | ; | Enable interrupts |
| | | | | |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|---|--------------|-------------|--------|--------|--------|---------------------------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| EEADRH | — | — | — | _ | — | _ | EEPROM Ac Register Hig | | 59 |
| EEADR | EEPROM / | Address Reg | ister Low B | yte | | | | | 59 |
| EEDATA | EEPROM I | Data Registe | r | | | | | | 59 |
| EECON2 | EEPROM Control Register 2 (not a physical register) | | | | 59 | | | | |
| EECON1 | EEPGD | CFGS | _ | FREE | WRERR | WREN | WR | RD | 59 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |

TABLE 8-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

9.0 8 x 8 HARDWARE MULTIPLIER

9.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 9-1.

9.2 Operation

Example 9-1 shows the instruction sequence for an 8×8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

| MOVF | ARG1, W | ; |
|-------|---------|-----------------------------------|
| MULWF | ARG2 | ; ARG1 * ARG2 -> ; PRODH:PRODL |

EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY

| | | ROUTINE | |
|-------|----------|------------------|--|
| MOVF | ARG1, W | | |
| MULWF | ARG2 | ; ARG1 * ARG2 -> | |
| | | ; PRODH:PRODL | |
| BTFSC | ARG2, SB | ; Test Sign Bit | |
| SUBWF | PRODH, F | ; PRODH = PRODH | |
| | | ; - ARG1 | |
| MOVF | ARG2, W | | |
| BTFSC | ARG1, SB | ; Test Sign Bit | |
| SUBWF | PRODH, F | ; PRODH = PRODH | |
| | | ; - ARG2 | |
| | | | |

| TABLE 3-1. 11 | | | | | | | |
|------------------|---------------------------|-------------------|--------|----------|----------|---------|--|
| | | Program | Cycles | Time | | | |
| Routine | Multiply Method | Memory (Words) | (Max) | @ 40 MHz | @ 10 MHz | @ 4 MHz | |
| 8 x 8 unsigned | Without hardware multiply | 13 | 69 | 6.9 μs | 27.6 μs | 69 µs | |
| o x o unsigned | Hardware multiply | 1 | 1 | 100 ns | 400 ns | 1 μs | |
| 9 x 9 signad | Without hardware multiply | 33 | 91 | 9.1 μs | 36.4 μs | 91 μs | |
| 8 x 8 signed | Hardware multiply | 6 | 6 | 600 ns | 2.4 μs | 6 µs | |
| 16 x 16 uppigpod | Without hardware multiply | 21 | 242 | 24.2 μs | 96.8 µs | 242 μs | |
| 16 x 16 unsigned | Hardware multiply | 28 | 28 | 2.8 μs | 11.2 μs | 28 µs | |
| 16 v 16 signed | Without hardware multiply | 52 | 254 | 25.4 μs | 102.6 μs | 254 μs | |
| 16 x 16 signed | Hardware multiply | 35 | 40 | 4.0 μs | 16.0 μs | 40 µs | |

TABLE 9-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 9-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 9-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 9-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

| = | ARG1H:ARG1L • ARG2H:ARG2L |
|---|--|
| = | $(ARG1H \bullet ARG2H \bullet 2^{16}) +$ |
| | $(ARG1H \bullet ARG2L \bullet 2^8) +$ |
| | $(ARG1L \bullet ARG2H \bullet 2^8) +$ |
| | $(ARG1L \bullet ARG2L)$ |
| | = |

EXAMPLE 9-3:

16 x 16 UNSIGNED MULTIPLY ROUTINE

| | MOVF | ARG1L, W | |
|---|--------|-------------|-------------------|
| | MULWF | ARG2L | ; ARG1L * ARG2L-> |
| | | | ; PRODH:PRODL |
| | MOVFF | PRODH, RES1 | ; |
| | MOVFF | PRODL, RESO | ; |
| ; | | | |
| | MOVF | ARG1H, W | |
| | MULWF | ARG2H | ; ARG1H * ARG2H-> |
| | | | ; PRODH:PRODL |
| | MOVFF | PRODH, RES3 | i |
| | MOVFF | PRODL, RES2 | ; |
| ; | | | |
| | MOVF | ARG1L, W | |
| | MULWF | ARG2H | ; ARG1L * ARG2H-> |
| | | | ; PRODH:PRODL |
| | MOVF | PRODL, W | i |
| | ADDWF | RES1, F | ; Add cross |
| | | PRODH, W | ; products |
| | ADDWFC | RES2, F | 1 |
| | CLRF | WREG | ; |
| | ADDWFC | RES3, F | i |
| ; | | | |
| , | MOVF | ARG1H, W | ; |
| | | | ; ARG1H * ARG2L-> |
| | | | ; PRODH:PRODL |
| | MOVF | PRODL, W | ; |
| | | RES1, F | |
| | | | ; products |
| | | RES2, F | ; |
| | CLRF | | ; |
| | | RES3, F | ; |
| | - | - / | • |

Example 9-4 shows the sequence to do a 16 x 16 signed multiply. Equation 9-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 9-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

| RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L |
|---|
| $= (ARG1H \bullet ARG2H \bullet 2^{16}) +$ |
| $(ARG1H \bullet ARG2L \bullet 2^8) +$ |
| $(ARG1L \bullet ARG2H \bullet 2^8) +$ |
| $(ARG1L \bullet ARG2L) +$ |
| $(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$ |
| $(-1 \bullet ARG1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16})$ |

EXAMPLE 9-4: 16 x 16 SIGNED MULTIPLY ROUTINE

| | | NICE | |
|----------|---------|-------------|--------------------|
| | MOVF | ARG1L, W | |
| | MULWF | ARG2L | ; ARG1L * ARG2L -> |
| | | | ; PRODH:PRODL |
| | MOVFF | PRODH, RES1 | |
| | MOVFF | PRODL, RESO | |
| | | , | , |
| ; | MOVF | ARG1H, W | |
| | MULWF | | ; ARG1H * ARG2H -> |
| | MOTML | ARGZII | ; PRODH:PRODL |
| | MOMPH | | - |
| | | PRODH, RES3 | |
| | MOVFF | PRODL, RES2 | ; |
| ; | | | |
| | MOVF | ARG1L, W | |
| | MOTAF. | ARG2H | ; ARG1L * ARG2H -> |
| | | | ; PRODH:PRODL |
| | MOVF | PRODL, W | ; |
| | ADDWF | RES1, F | ; Add cross |
| | | PRODH, W | ; products |
| | ADDWFC | RES2, F | ; |
| | CLRF | WREG | ; |
| | ADDWFC | RES3, F | ; |
| ; | | | |
| | MOVF | ARG1H, W | ; |
| | MULWF | ARG2L | ; ARG1H * ARG2L -> |
| | | | ; PRODH:PRODL |
| | MOVF | PRODL, W | ; |
| | | RES1, F | ; Add cross |
| | MOVF | | ; products |
| | | RES2, F | ; |
| | | WREG | ; |
| | | RES3, F | ; |
| ; | 1220120 | 112007 1 | , |
| <i>'</i> | BTESS | ARG2H, 7 | ; ARG2H:ARG2L neg? |
| | BRA | SIGN ARG1 | ; no, check ARG1 |
| | | ARG1L, W | |
| | SUBWF | RES2 | ; |
| | | ARG1H, W | ; |
| | | | ; |
| | SUBWFB | RE55 | |
| ; 010 | N ADO1 | | |
| 516 | N_ARG1 | | |
| | | | ; ARG1H:ARG1L neg? |
| | BRA | CONT_CODE | ; no, done |
| | | ARG2L, W | ; |
| | SUBWF | RES2 | ; |
| | | ARG2H, W | ; |
| | SUBWFB | RES3 | |
| ; | | | |
| CON | T_CODE | | |
| | : | | |
| 1 | | | |

10.0 INTERRUPTS

The PIC18F8722 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.





10.1 **INTCON Registers**

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

| Note: | Interrupt flag bits are set when an interrupt |
|-------|---|
| | condition occurs, regardless of the state of |
| | its corresponding enable bit or the global |
| | interrupt enable bit. User software should |
| | ensure the appropriate interrupt flag bits |
| | are clear prior to enabling an interrupt. |
| | This feature allows for software polling. |

REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
|---|----------|-----------|--------|--------|-------|--------|--------|-------|
| Γ | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF |
| | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |

bit 7 **GIE/GIEH:** Global Interrupt Enable bit

When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high priority interrupts 0 = Disables all interrupts **PEIE/GIEL:** Peripheral Interrupt Enable bit bit 6 When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit bit 5 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt bit 4 **INTOIE:** INTO External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt bit 3 **RBIE:** RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow bit 1 INTOIF: INTO External Interrupt Flag bit 1 = The INTO external interrupt occurred (must be cleared in software) 0 = The INT0 external interrupt did not occur

bit 0 **RBIF:** RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

- 0 = None of the RB7:RB4 pins have changed state
 - A mismatch condition will continue to set this bit. Reading PORTB will end the Note: mismatch condition and allow the bit to be cleared.

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| REGISTER 10-2: | INTCON | 2: INTERRU | PT CONT | | STER 2 | | | | | | |
|----------------|---------------------------|-------------------------------------|---------------|--------------|----------------|-----------|---------------|-------|--|--|--|
| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | | | |
| | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | INTEDG3 | TMR0IP | INT3IP | RBIP | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | | |
| bit 7 | | ORTB Pull-up | | -1 | | | | | | | |
| | |)RTB pull-ups B pull-ups ar | | | ort latch valu | ues | | | | | |
| bit 6 | | | | | | | | | | | |
| | | upt on rising e upt on falling e | • | | | | | | | | |
| bit 5 | INTEDG1: | External Inte | rrupt 1 Edge | e Select bit | | | | | | | |
| | | upt on rising e upt on falling e | | | | | | | | | |
| bit 4 | INTEDG2: | External Inte | rrupt 2 Edge | e Select bit | | | | | | | |
| | | upt on rising e upt on falling e | • | | | | | | | | |
| bit 3 | INTEDG3: | External Inte | rrupt 3 Edge | e Select bit | | | | | | | |
| | | upt on rising e upt on falling e | | | | | | | | | |
| bit 2 | TMR0IP: 1 | TMR0 Overflo | w Interrupt | Priority bit | | | | | | | |
| | 1 = High p 0 = Low p | , | | | | | | | | | |
| bit 1 | INT3IP: IN | IT3 External I | nterrupt Pric | ority bit | | | | | | | |
| | 1 = High p 0 = Low p | • | | | | | | | | | |
| bit 0 | RBIP: RB | Port Change | Interrupt Pri | iority bit | | | | | | | |
| | 1 = High p 0 = Low p | | | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | P - Pood | abla bit | 10/ - 10 | /ritable bit | | plomonted | ait road on ' | o' | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

| R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/\ |
|-------------------------------|------------|---------------|--------------|--------------|-------------|----------------|-----|
| INT2IP | INT1IP | INT3IE | INT2IE | INT1IE | INT3IF | INT2IF | INT |
| bit 7 | | | | | | | |
| INT2IP: INT | 2 External | Interrupt Pri | ority bit | | | | |
| 1 = High pri0 = Low price | , | | | | | | |
| INT1IP: INT | 1 External | Interrupt Pri | ority bit | | | | |
| 1 = High pri 0 = Low price | | | | | | | |
| INT3IE: INT | 3 External | Interrupt En | able bit | | | | |
| 1 = Enables | the INT3 | external inte | errupt | | | | |
| 0 = Disables | | | | | | | |
| INT2IE: INT | | • | | | | | |
| 1 = Enables | | | | | | | |
| 0 = Disable | | | • | | | | |
| INT1IE: INT | | • | | | | | |
| 1 = Enables 0 = Disables | | | | | | | |
| INT3IF: INT | | | • | | | | |
| 1 = The INT | | | 0 | t be cleared | in software |) | |
| 0 = The INT | | | · · | | in contrare |) | |
| INT2IF: INT2 | 2 External | Interrupt Fla | ig bit | | | | |
| 1 = The INT | 2 external | interrupt oc | curred (mus | t be cleared | in software |) | |
| 0 = The INT | 2 external | interrupt dic | d not occur | | | | |
| INT1IF: INT | 1 External | Interrupt Fla | ig bit | | | | |
| 1 = The INT 0 = The INT | | | | t be cleared | in software |) | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = V | Vritable bit | U = Unir | nplemented | l bit, read as | '0' |
| -n = Value a | | (4) F | Bit is set | (0) 5: | is cleared | x = Bit is u | |

BOI REGISTER 3 **REGISTER 10-3**:

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

| R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF |
| bit 7 | | | | | | | bit 0 |

| PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit |
|---|
| 1 = A read or a write operation has taken place (must be cleared in software) |
| 0 = No read or write has occurred |
| ADIF: A/D Converter Interrupt Flag bit |
| 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete |
| RC1IF: EUSART1 Receive Interrupt Flag bit |
| 1 = The EUSART1 receive buffer, RCREG1, is full (cleared when RCREG1 is read) 0 = The EUSART1 receive buffer is empty |
| TX1IF: EUSART1 Transmit Interrupt Flag bit |
| 1 = The EUSART1 transmit buffer, TXREG1, is empty (cleared when TXREG1 is written 0 = The EUSART1 transmit buffer is full |
| SSP1IF: MSSP1 Interrupt Flag bit |
| 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive |
| CCP1IF: ECCP1 Interrupt Flag bit |
| Capture mode: |
| 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred |
| Compare mode: |
| 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred |
| <u>PWM mode:</u> Unused in this mode. |
| TMR2IF: TMR2 to PR2 Match Interrupt Flag bit |
| 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred |
| TMR1IF: TMR1 Overflow Interrupt Flag bit |
| 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow |

| Legend: | | | | |
|-------------------|------------------|------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| REGISTER 10-5: | PIR2: PER | | INTERRU | PT REQUE | ST (FLAG |) REGISTI | ER 2 | | |
|----------------|--|---|-----------------|------------------------------|---------------|----------------|------------------------|-------------|--|
| | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | OSCFIF | CMIF | — | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | |
| | bit 7 | | | | | | | bit 0 | |
| | | | | | | | | | |
| bit 7 | OSCFIF: O | | • | • | | | | | |
| | 1 = Device 0 = Device | | | nput has cha | inged to INT | OSC (must | be cleared i | n software) | |
| bit 6 | CMIF: Com | • | | | | | | | |
| | 1 = Compa 0 = Compa | | | l (must be cl nged | eared in sof | tware) | | | |
| bit 5 | Unimpleme | ented: Read | l as '0' | | | | | | |
| bit 4 | | | • | eration Interr | | | | | |
| | | | | e (must be c plete or has | | | | | |
| bit 3 | BCL1IF: MSSP1 Bus Collision Interrupt Flag bit 1 = A bus collision occurred while the MSSP1 module configured in I ² C [™] Master mode was | | | | | | | | |
| | transm | collision occ itting (must collision oc | be cleared i | | module cor | nfigured in l2 | ² C™ Master | mode was | |
| bit 2 | HLVDIF: Hi | gh/Low-Volt | age Detect | Interrupt Fla | g bit | | | | |
| | | | | ed (must be e Low-Voltag | | | | | |
| bit 1 | TMR3IF: TM | MR3 Overflo | w Interrupt | Flag bit | | | | | |
| | 1 = TMR3 0 = TMR3 | • | • | st be cleared | d in software | e) | | | |
| bit 0 | CCP2IF: EC | CCP2 Interro | upt Flag bit | | | | | | |
| | Capture mode: 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred | | | | | | | | |
| | | 1/TMR3 reg | - | re match oc are match o | | t be cleared | in software) |) | |
| | <u>PWM mode</u> Unused in t | - | | | | | | | |
| | Legend: | | | | | | | | |
| | R = Reada | ble bit | W = Wr | ritable bit | U = Unir | nplemented | bit, read as | '0' | |

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

| REGISTER 10-6: | PIR3: PEF | RIPHERAL | INTERRU | PT REQUE | EST (FLAG | 6) REGIST | ER 3 | | | | | |
|----------------|---|---|---------------|-------------|-----------------|---------------|---------------------------|------------|--|--|--|--|
| | R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | | | | |
| | bit 7 | | | | | | | bit 0 | | | | |
| bit 7 | SSP2IF M | SSP2 Interro | int Flag hit | | | | | | | | | |
| bit 7 | | | | complete (m | ust be clear | ed in softwa | re) | | | | | |
| | | g to transmit | | | | | | | | | | |
| bit 6 | | SSP2 Bus C | | | | | 2 | | | | | |
| | transm | collision has itting (must s collision oc | be cleared i | | SSP2 modu | lle configure | ed in l ² C™ ⊧ | naster was | | | | |
| bit 5 | RC2IF: EU | SART2 Rec | eive Interrup | ot Flag bit | | | | | | | | |
| | | JSART2 rec JSART2 rec | | | s full (cleared | d when RCF | REG2 is read | 1) | | | | |
| bit 4 | | SART2 Tran | - | - | | | | | | | | |
| | | JSART2 trai JSART2 trai | | | s empty (cle | ared when T | TXREG2 is v | vritten) | | | | |
| bit 3 | TMR4IF: TMR4 to PR4 Match Interrupt Flag bit | | | | | | | | | | | |
| | | | | • | eared in soft | ware) | | | | | | |
| bit 2 | 0 = No TMR4 to PR4 match occurred CCP5IF: CCP5 Interrupt Flag bit | | | | | | | | | | | |
| Sit 2 | Capture Mode: | | | | | | | | | | | |
| | 1 = A TMR | 1 = A TMR register capture occurred (must be cleared in software) | | | | | | | | | | |
| | 0 = No TMR register capture occurred <u>Compare Mode:</u> | | | | | | | | | | | |
| | 1 = A TMR register compare match occurred (must be cleared in software) 0 = No TMR register compare match occurred | | | | | | | | | | | |
| | PWM Mode: Not used in PWM mode | | | | | | | | | | | |
| bit 1 | CCP4IF: CCP4 Interrupt Flag bit | | | | | | | | | | | |
| | <u>Capture Mode:</u> 1 = A TMR register capture occurred (must be cleared in software) | | | | | | | | | | | |
| | 0 = No TMR register capture occurred | | | | | | | | | | | |
| | Compare Mode: | | | | | | | | | | | |
| | 1 = A TMR register compare match occurred (must be cleared in software) 0 = No TMR register compare match occurred | | | | | | | | | | | |
| | PWM Mode: | | | | | | | | | | | |
| | Not used in PWM mode | | | | | | | | | | | |
| bit 0 | CCP3IF: E | CCP3 Interr | upt Flag bit | | | | | | | | | |
| | <u>Capture Mode:</u> 1 = A TMR register capture occurred (must be cleared in software) | | | | | | | | | | | |
| | | | | | cleared in S | onware) | | | | | | |
| | 0 = No TMR register capture occurred <u>Compare Mode:</u> | | | | | | | | | | | |
| | 1 = A TMR register compare match occurred (must be cleared in software) 0 = No TMR register compare match occurred | | | | | | | | | | | |
| | PWM Mode | - | Sinpare mat | | | | | | | | | |
| | Not used in | PWM mode | e | | | | | | | | | |
| | Legend: | | | | | | |] | | | | |
| | R = Reada | ble bit | VV = VVr | ritable bit | U = Unir | nplemented | bit, read as | '0' | | | | |
| | 1 | | | | | | | | | | | |

10.3 PIE Registers

bit

bit

bit

bit

bit

bit

bit

bit

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

| REGISTER 10-7: F | PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 |
|------------------|--|
|------------------|--|

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
|---|--|---|-----------------------------|-------------------------------|--------------|--------|--------|--------|--|--|--|--|
| Γ | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | | | | |
| | bit 7 | | | • | | | I | bit (| | | | |
| | PSPIE: Pa | rallel Slave I | Port Read/V | Vrite Interrup | t Enable bit | | | | | | | |
| | | s the PSP re s the PSP r | | | | | | | | | | |
| | 1 = Enable | Converter Ir s the A/D in es the A/D in | terrupt | ble bit | | | | | | | | |
| | 1 = Enable | Disables the A/D interrupt 1IE: EUSART1 Receive Interrupt Enable bit Enables the EUSART1 receive interrupt Disables the EUSART1 receive interrupt | | | | | | | | | | |
| | 1 = Enable | Disables the EUSART1 Treceive interrupt X1IE: EUSART1 Transmit Interrupt Enable bit Enables the EUSART1 transmit interrupt Disables the EUSART1 transmit interrupt | | | | | | | | | | |
| | 1 = Enable | SSP1 Interr s the MSSP es the MSSF | 1 interrupt | bit | | | | | | | | |
| | 1 = Enable | CCP1 Interr s the ECCP es the ECCF | 1 interrupt | bit | | | | | | | | |
| | TMR2IE: TMR2 to PR2 Match Interrupt Enable bit | | | | | | | | | | | |
| | | s the TMR2 s the TMR2 | | ch interrupt tch interrupt | | | | | | | | |
| | TMR1IE: TMR1 Overflow Interrupt Enable bit | | | | | | | | | | | |
| | | s the TMR1 | overflow inf overflow in | • | | | | | | | | |

| Legena. | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

-n = Value at POR

| IER 10-8: | PIEZ: PER | IPHERAL | INTERRUI | PIENABL | E REGIST | ER Z | | | | |
|-----------|--|---------------|-----------------|-------------|----------|-----------|--------------|--------|--|--|
| | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | OSCFIE | CMIE | — | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | | |
| | bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | | |
| bit 7 | OSCFIE: O | scillator Fai | I Interrupt E | nable bit | | | | | | |
| | 1 = Enable | | | | | | | | | |
| | 0 = Disable | ed | | | | | | | | |
| bit 6 | | • | errupt Enable | e bit | | | | | | |
| | 1 = Enable 0 = Disable | - | | | | | | | | |
| bit 5 | Unimplem | ented: Read | d as '0' | | | | | | | |
| bit 4 | EEIE: Inter | rupt Enable | bit | | | | | | | |
| | 1 = Enable 0 = Disable | - | | | | | | | | |
| bit 3 | BCL1IE: MSSP1 Bus Collision Interrupt Enable bit | | | | | | | | | |
| | 1 = Enable | | | • | | | | | | |
| | 0 = Disabled | | | | | | | | | |
| bit 2 | HLVDIE: High/Low-Voltage Detect Interrupt Enable bit | | | | | | | | | |
| | 1 = Enable | | | | | | | | | |
| | 0 = Disabled | | | | | | | | | |
| bit 1 | | | ow Interrupt | Enable bit | | | | | | |
| | 1 = Enable | | | | | | | | | |
| hit O | 0 = Disabled CCP2IE: ECCP2 Interrupt Enable bit | | | | | | | | | |
| bit 0 | | | upt Enable I | DIT | | | | | | |
| | 1 = Enable 0 = Disable | - | | | | | | | | |
| | | 54 | | | | | | | | |
| | Legend: | | | | | | | | | |
| | R = Readal | ble bit | W = W | ritable bit | U = Unim | plemented | bit, read as | 0' | | |
| | | | | | | | | | | |

REGISTER 10-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

| 9: | PIE3: PER | RIPHERAL | INTERRU | PT ENABL | E REGIST | ER 3 | | | | | | |
|----|---|--|---------------|--------------|----------|------------|--------------|--------|--|--|--|--|
| | R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | | | | |
| | bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | | |
| • | SSP2IE: MSSP2 Interrupt Enable bit | | | | | | | | | | | |
| | | es the MSSP es the MSSP | • | | | | | | | | | |
| | BCL2IE: M | SSP2 Bus C | ollision Inte | rrupt Enable | e bit | | | | | | | |
| | 1 = Enabled 0 = Disabled | | | | | | | | | | | |
| | | | aiva Interrur | t Enable bit | | | | | | | | |
| 5 | RC2IE: EUSART2 Receive Interrupt Enable bit 1 = Enabled | | | | | | | | | | | |
| | 0 = Disable | • | | | | | | | | | | |
| 4 | TX2IE: EUSART2 Transmit Interrupt Enable bit | | | | | | | | | | | |
| | 1 = Enabled | | | | | | | | | | | |
| | 0 = Disabled | | | | | | | | | | | |
| | | TMR4IE: TMR4 to PR4 Match Interrupt Enable bit | | | | | | | | | | |
| | 1 = Enable 0 = Disable | | | | | | | | | | | |
| | | ou CP5 Interrup | t Enable bit | • | | | | | | | | |
| | 1 = Enable | - | | | | | | | | | | |
| | 0 = Disable | • | | | | | | | | | | |
| | CCP4IE: C | CP4 Interrup | t Enable bit | t | | | | | | | | |
| | 1 = Enable | | | | | | | | | | | |
| | 0 = Disable | | | | | | | | | | | |
| | | CCP3 Interru | upt Enable b | bit | | | | | | | | |
| | 1 = Enable 0 = Disable | | | | | | | | | | | |
| | 0 - Disabie | 50 | | | | | | | | | | |
| | Legend: | | | | | | | | | | | |
| | R = Reada | able bit | W = W | ritable bit | U = Unir | nplemented | bit, read as | '0' | | | | |
| | 1 | | | | | | | | | | | |

REGISTER 10-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

10.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 10-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | | | |
|-------|--|--------------|---------------|----------------|-----------------|-----------|--------------|--------|--|--|--|
| | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| bit 7 | PSPIP: Pa | rallel Slave | Port Read/W | Vrite Interrup | ot Priority bit | | | | | | |
| | 1 = High priority 0 = Low priority | | | | | | | | | | |
| bit 6 | ADIP: A/D Converter Interrupt Priority bit | | | | | | | | | | |
| | 1 = High p 0 = Low p | • | | | | | | | | | |
| bit 5 | RC1IP: EUSART1 Receive Interrupt Priority bit | | | | | | | | | | |
| | 1 = High p 0 = Low p | • | | | | | | | | | |
| bit 4 | TX1IP: EU | SART1 Trai | nsmit Interru | pt Priority bi | t | | | | | | |
| 2 | 1 = High p 0 = Low pi | | | | | | | | | | |
| bit 3 | SSP1IP: MSSP1 Interrupt Priority bit | | | | | | | | | | |
| | 1 = High priority 0 = Low priority | | | | | | | | | | |
| bit 2 | CCP1IP: ECCP1 Interrupt Priority bit | | | | | | | | | | |
| | 1 = High p 0 = Low p | • | | | | | | | | | |
| bit 1 | TMR2IP: TMR2 to PR2 Match Interrupt Priority bit | | | | | | | | | | |
| | 1 = High p 0 = Low p | • | | | | | | | | | |
| bit 0 | TMR1IP: TMR1 Overflow Interrupt Priority bit | | | | | | | | | | |
| | 1 = High p 0 = Low p | | | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | R = Reada | ble bit | W = W | /ritable bit | U = Unim | plemented | bit, read as | '0' | | | |
| | | | | | | | | | | | |

| R = Reauable bit | vv = vviitable bit | O = Onimplemented | i bil, leau as 0 | |
|-------------------|--------------------|----------------------|--------------------|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| EK 10-11. | IFNZ. FEN | IFNERAL | INTERRO | | ITT KEGIS | | | |
|-----------|--------------------------|---------------|-----------------|----------------|------------|------------|--------------|--------|
| | R/W-1 | R/W-1 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | OSCFIP | CMIP | | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP |
| | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |
| bit 7 | OSCFIP: C | Scillator Fa | il Interrupt P | riority bit | | | | |
| | 1 = High p 0 = Low pr | | | | | | | |
| bit 6 | CMIP: Con | nparator Inte | errupt Priorit | y bit | | | | |
| | 1 = High p 0 = Low pr | | | | | | | |
| bit 5 | Unimplem | ented: Rea | d as '0' | | | | | |
| bit 4 | EEIP: Inter | rupt Priority | bit | | | | | |
| | 1 = High p 0 = Low pr | , | | | | | | |
| bit 3 | BCL1IP: M | ISSP1 Bus | Collision Inte | errupt Priorit | y bit | | | |
| | 1 = High p 0 = Low pr | • | | | | | | |
| bit 2 | HLVDIP: H | igh/Low-Vol | tage Detect | Interrupt Pr | iority bit | | | |
| | 1 = High p 0 = Low pr | • | | | | | | |
| bit 1 | TMR3IP: T | MR3 Overfl | ow Interrupt | Priority bit | | | | |
| | 1 = High p 0 = Low pr | • | | | | | | |
| bit 0 | CCP2IP: E | CCP2 Inter | upt Priority | bit | | | | |
| | 1 = High p 0 = Low pr | • | | | | | | |
| | Legend: | | | | | | |] |
| | R = Reada | ble bit | W = W | /ritable bit | U = Unim | nplemented | bit, read as | '0' |
| | 1 | | | | | | | |

REGISTER 10-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

| | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W- | | |
|-------|---|-------------|----------------|-----------------|--------|--------|--------|------|--|--|
| | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3 | | |
| | bit 7 | | | | | | | k | | |
| | | | | | | | | | | |
| bit 7 | SSP2IP: MSS | | upt Priority k | oit | | | | | | |
| | 1 = High prio | | | | | | | | | |
| bit 6 | 0 = Low prior BCL2IP: MSS | | ollision Inte | arrupt Priority | / hit | | | | | |
| bit 0 | 1 = High prio | | | muptinonty | | | | | | |
| | 0 = Low prior | • | | | | | | | | |
| bit 5 | RC2IP: EUSA | • | eive Interrup | ot Priority bit | | | | | | |
| | 1 = High prio | rity | | | | | | | | |
| | 0 = Low prior | rity | | | | | | | | |
| bit 4 | TX2IP: EUSA | RT2 Tran | smit Interru | pt Priority bit | | | | | | |
| | 1 = High prio | • | | | | | | | | |
| | 0 = Low prior | • | | | | | | | | |
| bit 3 | TMR4IP: TMF | | Match Inter | rrupt Priority | bit | | | | | |
| | 1 = High prio 0 = Low prior | , | | | | | | | | |
| bit 2 | • | • | t Priority bi | + | | | | | | |
| | CCP5IP: CCP5 Interrupt Priority bit 1 = High priority | | | | | | | | | |
| | 0 = Low prior | • | | | | | | | | |
| bit 1 | CCP4IP: CCF | P4 Interrup | ot Priority bi | t | | | | | | |
| | 1 = High prio | rity | | | | | | | | |
| | 0 = Low prior | rity | | | | | | | | |
| bit 0 | CCP3IP: ECC | CP3 Interru | upt Priority I | oit | | | | | | |
| | 1 = High priority | | | | | | | | | |
| | 0 = Low prior | rity | | | | | | | | |
| | Lonondi | | | | | | | | | |
| | Legend: | | | | | | | (O) | | |

REGISTER 10-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
|-------------------|------------------|----------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

U = Unimplemented bit, read as '0'

x = Bit is unknown

0' = Bit is cleared

10.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 10-13: RCON: RESET CONTROL REGISTER

R = Readable bit

-n = Value at POR

| R/W-0 | R/W-1 | U-0 | R/W-1 | R-1 | R-1 | R/W-0 | R/W-0 |
|-------|--------|-----|-------|-----|-----|-------|-------|
| IPEN | SBOREN | - | RI | TO | PD | POR | BOR |
| bit 7 | | | | | | | bit 0 |

bit 7 **IPEN:** Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) SBOREN: Software BOR Enable bit bit 6 For details of bit operation and Reset state, see Register 4-1. bit 5 Unimplemented: Read as '0' bit 4 **RI:** RESET Instruction Flag bit For details of bit operation, see Register 4-1. bit 3 TO: Watchdog Timer Time-out Flag bit For details of bit operation, see Register 4-1. bit 2 PD: Power-Down Detection Flag bit For details of bit operation, see Register 4-1. bit 1 POR: Power-on Reset Status bit For details of bit operation, see Register 4-1. bit 0 BOR: Brown-out Reset Status bit For details of bit operation, see Register 4-1. Legend:

W = Writable bit

'1' = Bit is set

| © | 2004 | Microchip | Technology | Inc. |
|---|------|-----------|------------|------|
|---|------|-----------|------------|------|

10.6 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1, RB2/ INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from the power-managed modes if bit INTxIE was set prior to going into powermanaged modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

10.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 12.0 "Timer0 Module" for further details on the Timer0 module.

10.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

10.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 10-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

| | , STATUS_TEMP ; S | N_TEMP is in virtual bank STATUS_TEMP located anywhere SSR_TMEP located anywhere |
|----------------------|-------------------|--|
| ; ; USER ISR CODE | | |
| ; USER ISR CODE | | |
| MOVFF BSR_TE | MP, BSR ; R | Restore BSR |
| MOVF W_TEMP | , W ; R | Restore WREG |
| MOVFF STATUS | _TEMP, STATUS ; R | Restore STATUS |
| | | |

EXAMPLE 10-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

11.0 I/O PORTS

Depending on the device selected and features enabled, there are up to nine ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- Port register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GENERIC I/O PORT



11.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the Configuration register (see **Section 25.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with the analog VREF+ and VREF- inputs. The operation of pins RA5:RA0 as A/D converter inputs is selected by clearing or setting the PCFG3:PCFG0 control bits in the ADCON1 register.

| Note: | On a Power-on Reset, RA5 and RA3:RA0 |
|-------|---|
| | are configured as analog inputs and read |
| | as '0'. RA4 is configured as a digital input. |

The RA4/T0CKI pin is a Schmitt Trigger input and an open-drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 11-1: INITIALIZING PORTA

| CLRF | PORTA | ; Initialize PORTA by ; clearing output |
|-------|--------|--|
| CLRF | LATA | ; data latches ; Alternate method |
| | | ; to clear output ; data latches |
| MOVLW | 0Fh | ; Configure A/D |
| MOVWF | ADCON1 | ; for digital inputs |
| MOVLW | 0CFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISA | ; Set RA<3:0> as inputs |
| | | ; RA<5:4> as outputs |

| Pin Name | Function | TRIS Setting | I/O | l/O Type | Description |
|----------------|----------|-----------------|-----|-------------|--|
| RA0/AN0 | RA0 | 0 | 0 | DIG | LATA<0> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTA<0> data input; disabled when analog input enabled. |
| | AN0 | 1 | Ι | ANA | A/D input channel 0. Default input configuration on POR; does not affect digital output. |
| RA1/AN1 | RA1 | 0 | 0 | DIG | LATA<1> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTA<1> data input; disabled when analog input enabled. |
| | AN1 | 1 | I | ANA | A/D input channel 1. Default input configuration on POR; does not affect digital output. |
| RA2/AN2/VREF- | RA2 | 0 | 0 | DIG | LATA<2> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTA<2> data input. Disabled when analog functions enabled. |
| | AN2 | 1 | Ι | ANA | A/D input channel 2. Default input configuration on POR. |
| | VREF- | 1 | Ι | ANA | Comparator voltage reference low input and A/D voltage reference low input |
| RA3/AN3/VREF+ | RA3 | 0 | 0 | DIG | LATA<3> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTA<3> data input; disabled when analog input enabled. |
| | AN3 | 1 | Ι | ANA | A/D input channel 3. Default input configuration on POR. |
| | VREF+ | 1 | I | ANA | Comparator voltage reference high input and A/D voltage reference high input. |
| RA4/T0CKI | RA4 | 0 | 0 | DIG | LATA<4> data output. |
| | | 1 | Ι | ST | PORTA<4> data input; default configuration on POR. |
| | T0CKI | x | Ι | ST | Timer0 clock input. |
| RA5/AN4/HLVDIN | RA5 | 0 | 0 | DIG | LATA<5> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTA<5> data input; disabled when analog input enabled. |
| | AN4 | 1 | Ι | ANA | A/D input channel 4. Default configuration on POR. |
| | HLVDIN | 1 | Ι | ANA | High/Low-Voltage Detect external trip point input. |
| OSC2/CLKO/RA6 | OSC2 | х | 0 | ANA | Main oscillator feedback output connection (XT, HS, HSPLL and LP modes |
| | CLKO | x | 0 | DIG | System cycle clock output (Fosc/4) in all oscillator modes except RC, INTIO7 and EC. |
| | RA6 | 0 | 0 | DIG | LATA<6> data output. Enabled in RCIO, INTIO2 and ECIO modes only. |
| | | 1 | Ι | TTL | PORTA<6> data input. Enabled in RCIO, INTIO2 and ECIO modes only. |
| OSC1/CLKI/RA7 | OSC1 | x | Ι | ANA | Main oscillator input connection. |
| | CLKI | x | Ι | ANA | Main clock input connection. |
| | RA7 | 0 | 0 | DIG | LATA<7> data output. Disabled in external oscillator modes. |
| | | 1 | I | TTL | PORTA<7> data input. Disabled in external oscillator modes. |

TABLE 11-1: PORTA FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST= Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

| TABLE 11-2: | SUMMARY OF REGISTERS ASSOCIATED WITH PORTA |
|--------------------|--|
|--------------------|--|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-----------------------|-----------------------|--------|--------|--------|--------|--------|--------|----------------------------|
| PORTA | RA7 ⁽¹⁾ | RA6 ⁽¹⁾ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 61 |
| LATA | LATA7 ⁽¹⁾ | LATA6 ⁽¹⁾ | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | 60 |
| TRISA | TRISA7 ⁽¹⁾ | TRISA6 ⁽¹⁾ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 60 |
| ADCON1 | — | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 59 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

11.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 11-2: INITIALIZING PORTB

| CLRF | PORTB | ; Initialize PORTB by ; clearing output |
|-------|-------|--|
| | | ; data latches |
| CLRF | LATB | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | 0CFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISB | ; Set RB<3:0> as inputs |
| | | ; RB<5:4> as outputs |
| | | ; RB<7:6> as inputs |
| | | |

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from power-managed modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVSF, MOVSS, MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

For 80-pin devices, RB3 can be configured as the alternate peripheral pin for the ECCP2 module by clearing the CCP2MX configuration bit. This applies only when the device is in one of the operating modes other than the default Microcontroller mode. If the device is in Microcontroller mode, the alternate assignment for ECCP2 is RE7. As with other ECCP2 configurations, the user must ensure that the TRISB<3> bit is set appropriately for the intended operation.

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|---------------|----------------------|-------------------------------------|-----|-----------------------------|---|
| RB0/INT0/FLT0 | RB0 | 0 | 0 | DIG | LATB<0> data output. |
| | | 1 | I | TTL | PORTB<0> data input; weak pull-up when RBPU bit is cleared. |
| | INT0 | 1 | I | ST | External interrupt 0 input. |
| | FLT0 | 1 | I | ST | ECCPx PWM Fault input, enabled in software. |
| RB1/INT1 | RB1 | 0 | 0 | DIG | LATB<1> data output. |
| | | 1 | I | TTL | PORTB<1> data input; weak pull-up when RBPU bit is cleared. |
| | INT1 | T1 I ST External interrupt 1 input. | | External interrupt 1 input. | |
| RB2/INT2 | RB2 | 0 | 0 | DIG | LATB<2> data output. |
| | | 1 | I | TTL | PORTB<2> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
| | INT2 | 1 | I | ST | External interrupt 2 input. |
| RB3/INT3/ | RB3 | 0 | 0 | DIG | LATB<3> data output. |
| ECCP2/P2A | | 1 | Ι | TTL | PORTB<3> data input; weak pull-up when RBPU bit is cleared and capture input is disabled. |
| | INT3 | 1 | I | ST | External interrupt 3 input. |
| | ECCP2 ⁽¹⁾ | 0 | 0 | DIG | ECCP2 compare output and ECCP2 PWM output. Takes priority over port data. |
| | | 1 | I | ST | ECCP2 capture input. |
| | P2A ⁽¹⁾ | 0 | | | ECCP2 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. |
| RB4/KBI0 | RB4 | 0 | 0 | DIG | LATB<4> data output. |
| | | 1 | I | TTL | PORTB<4> data input; weak pull-up when RBPU bit is cleared. |
| | KBI0 | 1 | I | TTL | Interrupt-on-pin change. |
| RB5/KBI1/PGM | RB5 | 0 | 0 | DIG | LATB<5> data output |
| | | 1 | I | TTL | PORTB<5> data input; weak pull-up when RBPU bit is cleared. |
| | KBI1 | 1 | I | TTL | Interrupt-on-pin change. |
| | PGM | x | I | ST | Single-Supply Programming mode entry (ICSP). Enabled by LVP configuration bit; all other pin functions disabled. |
| RB6/KBI2/PGC | RB6 | 0 | 0 | DIG | LATB<6> data output. |
| | | 1 | I | TTL | PORTB<6> data input; weak pull-up when RBPU bit is cleared. |
| | KBI2 | 1 | I | TTL | Interrupt-on-pin change. |
| | PGC | х | I | ST | Serial execution (ICSP [™]) clock input for ICSP and ICD operation ⁽²⁾ . |
| RB7/KBI3/PGD | RB7 | 0 | 0 | DIG | LATB<7> data output. |
| | | 1 | Ι | TTL | PORTB<7> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
| | KBI3 | 1 | I | TTL | Interrupt-on-pin change. |
| | PGD | x | 0 | DIG | Serial execution data output for ICSP and ICD operation ⁽²⁾ . |
| | | x | I | ST | Serial execution data input for ICSP and ICD operation ⁽²⁾ . |

TABLE 11-3: PORTB FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for ECCP2 when the CCP2MX configuration bit is cleared (Microprocessor, Extended Microcontroller and Microcontroller with Boot Block modes, 80-pin devices only). Default assignment is RC1.

2: All other pin functions are disabled when ICSP or ICD operations are enabled.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | | | | | |
|---------|----------|-----------|---------|---------|---------|--------|--------|--------|----------------------------|--|--|--|--|--|
| PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | 60 | | | | | |
| LATB | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | 60 | | | | | |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 60 | | | | | |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 | | | | | |
| INTCON2 | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | INTEDG3 | TMR0IP | INT3IP | RBIP | 57 | | | | | |
| INTCON3 | INT2IP | INT1IP | INT3IE | INT2IE | INT1IE | INT3IF | INT2IF | INT1IF | 57 | | | | | |

TABLE 11-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: Shaded cells are not used by PORTB.

© 2004 Microchip Technology Inc.

11.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions. All port pins have Schmitt Trigger input buffers. RC1 is normally configured by configuration bit CCP2MX as the default peripheral pin of the ECCP2 module (default/erased state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 11-3: INITIALIZING PORTC

| CLRF | PORTC | ; Initialize PORTC by ; clearing output |
|-------|-------|---|
| CLRF | LATC | ; data latches ; Alternate method ; to clear output : data latches |
| MOVLW | 0CFh | <pre>, Value used to , initialize data , direction</pre> |
| MOVWF | TRISC | ; Set RC<3:0> as inputs ; RC<5:4> as outputs ; RC<7:6> as inputs |

| Pin Name | Function | | vo | I/O Type | Description |
|------------------|----------------------|---------|----|----------------------|---|
| 1 III Nullie | 1 anotion | Setting | | "O Type | Description |
| RC0/T1OSO/T13CKI | RC0 | 0 | 0 | DIG | LATC<0> data output. |
| | | 1 | Ι | ST | PORTC<0> data input. |
| | T1OSO | х | 0 | ANA | Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O. |
| | T13CKI | 1 | Ι | ST | Timer1/Timer3 counter input. |
| RC1/T1OSI/ | RC1 | 0 | 0 | DIG | LATC<1> data output. |
| ECCP2/P2A | | 1 | - | ST | PORTC<1> data input. |
| | T1OSI | х | Ι | ANA | Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O. |
| | ECCP2 ⁽¹⁾ | 0 | 0 | DIG | ECCP2 compare output and ECCP2 PWM output. Takes priority over port data. |
| | | 1 | Ι | ST | ECCP2 capture input. |
| | P2A ⁽¹⁾ | 0 | 0 | DIG | ECCP2 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. |
| RC2/ECCP1/P1A | RC2 | 0 | 0 | DIG | LATC<2> data output. |
| | | 1 | Ι | ST | PORTC<2> data input. |
| | ECCP1 | 0 | 0 | DIG | ECCP1 compare output and ECCP1 PWM output. Takes priority over port data. |
| | | 1 | Ι | ST | ECCP1 capture input. |
| | P1A 0 | | 0 | DIG | ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. |
| RC3/SCK1/SCL1 | RC3 | 0 | 0 | DIG | LATC<3> data output. |
| | | 1 | - | ST | PORTC<3> data input. |
| | SCK1 | 0 | 0 | DIG | SPI™ clock output (MSSP1 module). Takes priority over port data. |
| | | 1 | - | ST | SPI clock input (MSSP1 module). |
| | SCL1 | 0 | 0 | DIG | I ² C [™] clock output (MSSP1 module). Takes priority over port data. |
| | | 1 | Ι | I ² C/SMB | I ² C clock input (MSSP1 module); input type depends on module setting. |
| RC4/SDI1/SDA1 | RC4 | 0 | 0 | DIG | LATC<4> data output. |
| | | 1 | Ι | ST | PORTC<4> data input. |
| | SDI1 | 1 | Ι | ST | SPI data input (MSSP1 module). |
| | SDA1 | 1 | 0 | DIG | I ² C data output (MSSP1 module). Takes priority over port data. |
| | | 1 | Ι | I ² C/SMB | I ² C data input (MSSP1 module); input type depends on module setting |
| RC5/SDO1 | RC5 | 0 | 0 | DIG | LATC<5> data output. |
| | | 1 | Ι | ST | PORTC<5> data input. |
| | SDO1 | 0 | 0 | DIG | SPI data output (MSSP1 module). Takes priority over port data. |

TABLE 11-5: PORTC FUNCTIONS

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for ECCP2 when CCP2MX configuration bit is set.

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description | | |
|-------------|----------|-----------------------------|-----|----------|---|--|--|
| RC6/TX1/CK1 | RC6 | 0 | 0 | DIG | LATC<6> data output. | | |
| | | 1 I ST PORTC<6> data input. | | | | | |
| | TX1 | 0 | 0 | DIG | Asynchronous serial transmit data output (EUSART1 module). Takes priority over port data. | | |
| | CK1 | 0 | 0 | DIG | Synchronous serial clock output (EUSART1 module). Takes priority over port data. | | |
| | | 1 | Ι | ST | Synchronous serial clock input (EUSART1 module). | | |
| RC7/RX1/DT1 | RC7 | 0 | 0 | DIG | LATC<7> data output. | | |
| | | 1 | Ι | ST | PORTC<7> data input. | | |
| | RX1 | 1 | Ι | ST | Asynchronous serial receive data input (EUSART1 module) | | |
| DT1 | | 1 | 0 | DIG | Synchronous serial data output (EUSART1 module). Takes priority over port data. User must configure as input. | | |
| | | 1 | Ι | ST | Synchronous serial data input (EUSART1 module). User must configure as an input. | | |

TABLE 11-5: PORTC FUNCTIONS (CONTINUED)

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for ECCP2 when CCP2MX configuration bit is set.

| TABLE 11-6: S | SUMMARY OF REGISTERS ASSOCIATED WITH PORTC |
|---------------|--|
|---------------|--|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|
| PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | 60 |
| LATC | LATC7 | LATC6 | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 | 60 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 |

11.4 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

| Note: | On a | n a Power-on I | | these | pins | are |
|-------|--------|----------------|-----------|-------|------|-----|
| | config | ured as digi | tal input | s. | | |

In 80-pin devices, PORTD is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTD is the low-order byte of the multiplexed address/data bus (AD7:AD0). The TRISD bits are also overridden.

PORTD can also be configured to function as an 8-bit wide parallel microprocessor port by setting the PSPMODE control bit (PSPCON<4>). In this mode, parallel port data takes priority over other digital I/O (but not the external memory interface). When the parallel port is active, the input buffers are TTL. For more information, refer to **Section 11.10** "**Parallel Slave Port**".

| EXAMPLE 11-4: | INITIALIZING PORTD |
|---------------|--------------------|
| | |

| CLRF | PORTD | ; Initialize PORTD by ; clearing output |
|-------|-------|--|
| | | ; data latches |
| CLRF | LATD | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | 0CFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISD | ; Set RD<3:0> as inputs |
| | | ; RD<5:4> as outputs |
| | | ; RD<7:6> as inputs |
| | | , |

TABLE 11-7: PORTD FUNCTIONS

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|--------------|--------------------|-----------------|-----|----------|--|
| RD0/AD0/PSP0 | RD0 | 0 | 0 | DIG | LATD<0> data output. |
| | | 1 | Ι | ST | PORTD<0> data input. |
| | AD0 ⁽¹⁾ | х | 0 | DIG | External memory interface, address/data bit 0 output. Takes priority over PSP and port data. |
| | | x | Ι | TTL | External memory interface, data bit 0 input. |
| | PSP0 | x | 0 | DIG | PSP read data output (LATD<0>). Takes priority over port data. |
| | | х | Ι | TTL | PSP write data input. |
| RD1/AD1/PSP1 | RD1 | 0 | 0 | DIG | LATD<1> data output. |
| | | 1 | Ι | ST | PORTD<1> data input. |
| | AD1 ⁽¹⁾ | х | 0 | DIG | External memory interface, address/data bit 1 output. Takes priority over PSP and port data. |
| | | x | Ι | TTL | External memory interface, data bit 1 input. |
| | PSP1 | x | 0 | DIG | PSP read data output (LATD<1>). Takes priority over port data. |
| | | x | Ι | TTL | PSP write data input. |
| RD2/AD2/PSP2 | RD2 | 0 | 0 | DIG | LATD<2> data output. |
| | | 1 | Ι | ST | PORTD<2> data input. |
| | AD2 ⁽¹⁾ | x | 0 | DIG | External memory interface, address/data bit 2 output. Takes priority over PSP and port data. |
| | | x | Ι | TTL | External memory interface, data bit 2 input. |
| | PSP2 | х | 0 | DIG | PSP read data output (LATD<2>). Takes priority over port data. |
| | | х | Ι | TTL | PSP write data input. |
| RD3/AD3/PSP3 | RD3 | 0 | 0 | DIG | LATD<3> data output. |
| | | 1 | - | ST | PORTD<3> data input. |
| | AD3 ⁽¹⁾ | x | 0 | DIG | External memory interface, address/data bit 3 output. Takes priority over PSP and port data. |
| | | х | Ι | TTL | External memory interface, data bit 3 input. |
| | PSP3 | x | 0 | DIG | PSP read data output (LATD<3>). Takes priority over port data. |
| | | x | Ι | TTL | PSP write data input. |
| RD4/AD4/ | RD4 | 0 | 0 | DIG | LATD<4> data output. |
| PSP4/SDO2 | | 1 | Ι | ST | PORTD<4> data input. |
| | AD4 ⁽¹⁾ | х | 0 | DIG | External memory interface, address/data bit 4 output. Takes priority over PSP, MSSP and port data. |
| | | x | Ι | TTL | External memory interface, data bit 4 input. |
| | PSP4 | х | 0 | DIG | PSP read data output (LATD<4>). Takes priority over port and PSP data. |
| | | x | Ι | TTL | PSP write data input. |
| | SDO2 | 0 | 0 | DIG | SPI [™] data output (MSSP2 module). Takes priority over PSP and port data. |

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Implemented on 80-pin devices only.

| TABLE 11-7: | PORTD FUNCTIONS (| (CONTINUED) |
|-------------|-------------------|-------------|
|-------------|-------------------|-------------|

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|------------------|--------------------|-----------------|-----|----------------------|--|
| RD5/AD5/ | RD5 | 0 | 0 | DIG | LATD<5> data output. |
| PSP5/SDI2 | | 1 | I | ST | PORTD<5> data input. |
| /SDA2 | AD5 ⁽¹⁾ | х | 0 | DIG | External memory interface, address/data bit 5 output. Takes priority over PSP, MSSP and port data. |
| | | х | Ι | TTL | External memory interface, data bit 5 input. |
| | PSP5 | х | 0 | DIG | PSP read data output (LATD<5>). Takes priority over port data. |
| | | х | I | TTL | PSP write data input. |
| | SDI2 | 1 | I | ST | SPI™ data input (MSSP2 module). |
| | SDA2 | 1 | 0 | DIG | $I^2 C^{\intercal M}$ data output (MSSP2 module). Takes priority over PSP and port data. |
| | | 1 | I | I ² C/SMB | I ² C data input (MSSP2 module); input type depends on module setting. |
| RD6/AD6/ | RD6 | 0 | 0 | DIG | LATD<6> data output. |
| PSP6/SCK2/ | | 1 | I | ST | PORTD<6> data input. |
| SCL2 | AD6 ⁽¹⁾ | x | 0 | DIG-3 | External memory interface, address/data bit 6 output. Takes priority over PSP, MSSP and port data. |
| | | х | Ι | TTL | External memory interface, data bit 6 input. |
| | PSP6 | х | 0 | DIG | PSP read data output (LATD<6>). Takes priority over port data. |
| | | х | Ι | TTL | PSP write data input. |
| | SCK2 | 0 | 0 | DIG | SPI clock output (MSSP2 module). Takes priority over PSP and port data. |
| | | 1 | Ι | ST | SPI clock input (MSSP2 module). |
| | SCL2 | 0 | 0 | DIG | I ² C clock output (MSSP2 module). Takes priority over PSP and port data. |
| | | 1 | I | I ² C/SMB | I ² C clock input (MSSP2 module); input type depends on module setting. |
| RD7/A <u>D7/</u> | RD7 | 0 | 0 | DIG | LATD<7> data output. |
| PSP7/SS2 | | 1 | I | ST | PORTD<7> data input. |
| | AD7 ⁽¹⁾ | х | 0 | DIG | External memory interface, address/data bit 7 output. Takes priority over PSP and port data. |
| | | х | I | TTL | External memory interface, data bit 7 input. |
| | PSP7 | х | 0 | DIG | PSP read data output (LATD<7>). Takes priority over port data. |
| | | x | I | TTL | PSP write data input. |
| | SS2 | 1 | I | TTL | Slave select input for SSP (MSSP2 module). |

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Implemented on 80-pin devices only.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|
| PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | 60 |
| LATD | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | 60 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 60 |

© 2004 Microchip Technology Inc.

D\$39646B*page 4454U.com

11.5 PORTE, TRISE and LATE Registers

PORTE is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

| Note: | On a | Power-on | Reset, | these | pins | are |
|-------|--------|--------------|-----------|-------|------|-----|
| | config | ured as digi | tal input | s. | | |

When the device is operating in Microcontroller mode, pin RE7 can be configured as the alternate peripheral pin for the ECCP2 module. This is done by clearing the CCP2MX configuration bit.

In 80-pin devices, PORTE is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled (80-pin devices only), PORTE is the high-order byte of the multiplexed address/data bus (AD15:AD8). The TRISE bits are also overridden.

When the Parallel Slave Port is active on PORTD, three of the PORTE pins (RE0/AD8/RD/P2D, RE1/AD9/WR/P2C and RE2/AD10/CS/P2B) are configured as digital control inputs for the port. The control functions are summarized in Table 11-9. The reconfiguration occurs automatically when the PSPMODE control bit (PSPCON<4>) is set. Users must still make certain the the corresponding TRISE bits are set to configure these pins as digital inputs.

| CLRF | PORTE | ; | Initialize PORTE by clearing output data latches |
|-------|-------|-------------|--|
| CLRF | LATE | ; | Alternate method to clear output |
| MOVLW | 03h | ;; | data latches Value used to initialize data |
| MOVWF | TRISE | , ; ; | direction Set RE<1:0> as inputs RE<7:2> as outputs |

EXAMPLE 11-5: INITIALIZING PORTE

| ABLE 11-9: | PORTE FUNCTIONS | | | | | | | | |
|--------------|---------------------|-----------------|-----|-------------|---|--|--|--|--|
| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description | | | | |
| RE0/AD8/ | RE0 | 0 | 0 | DIG | LATE<0> data output. | | | | |
| RD/P2D | | 1 | I | ST | PORTE<0> data input. | | | | |
| | AD8 ⁽²⁾ | x | 0 | DIG | External memory interface, address/data bit 8 output. Takes priority over ECCP and port data. | | | | |
| | | x | Ι | TTL | External memory interface, data bit 8 input. | | | | |
| | RD | 1 | I | TTL | Parallel Slave Port read enable control input. | | | | |
| | P2D | 0 | 0 | DIG | ECCP2 Enhanced PWM output, channel D. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | | |
| RE1/AD9/ | RE1 | 0 | 0 | DIG | LATE<1> data output. | | | | |
| NR/P2C | | 1 | I | ST | PORTE<1> data input. | | | | |
| | AD9 ⁽²⁾ | х | 0 | DIG | External memory interface, address/data bit 9 output. Takes priority over ECCP and port data. | | | | |
| | | x | I | TTL | External memory interface, data bit 9 input. | | | | |
| | WR | 1 | I | TTL | Parallel Slave Port write enable control input. | | | | |
| | P2C | 0 | 0 | DIG | ECCP2 Enhanced PWM output, channel C. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | | |
| RE2/AD10/ | RE2 | 0 | 0 | DIG | LATE<2> data output. | | | | |
| CS/P2B | | 1 | I | ST | PORTE<2> data input. | | | | |
| | AD10 ⁽²⁾ | х | 0 | DIG | External memory interface, address/data bit 10 output. Takes priority over ECCP and port data. | | | | |
| | | х | I | TTL | External memory interface, data bit 10 input. | | | | |
| | CS | 1 | I | TTL | Parallel Slave Port chip select control input. | | | | |
| | P2B | 0 | 0 | DIG | ECCP2 Enhanced PWM output, channel B. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | | |
| RE3/AD11/P3C | RE3 | 0 | 0 | DIG | LATE<3> data output. | | | | |
| | | 1 | I | ST | PORTE<3> data input. | | | | |
| | AD11 ⁽²⁾ | х | 0 | DIG | External memory interface, address/data bit 11 output. Takes priority over ECCP and port data. | | | | |
| | | x | I | TTL | External memory interface, data bit 11 input. | | | | |
| | P3C | 0 | 0 | DIG | ECCP3 Enhanced PWM output, channel C. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | | |
| RE4/AD12/P3B | RE4 | 0 | 0 | DIG | LATE<4> data output. | | | | |
| | | 1 | I | ST | PORTE<4> data input. | | | | |
| | AD12 ⁽²⁾ | x | 0 | DIG | External memory interface, address/data bit 12 output. Takes priority over ECCP and port data. | | | | |
| | | х | I | TTL | External memory interface, data bit 12 input. | | | | |
| | P3B | 0 | 0 | DIG | ECCP3 Enhanced PWM output, channel B. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | | |

TABLE 11-9: PORTE FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for ECCP2 when CCP2MX configuration bit is cleared (all devices in Microcontroller mode).

2: Implemented on 80-pin devices only.

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|--------------|----------------------|-----------------|-----|-------------|---|
| RE5/AD13/P1C | RE5 | 0 | 0 | DIG | LATE<5> data output. |
| | | 1 | I | ST | PORTE<5> data input. |
| | AD13 ⁽²⁾ | х | 0 | DIG | External memory interface, address/data bit 13 output. Takes priority over ECCP and port data. |
| | | x | I | TTL | External memory interface, data bit 13 input. |
| | P1C | 0 | 0 | DIG | ECCP1 Enhanced PWM output, channel C. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. |
| RE6/AD14/P1B | RE6 | 0 | 0 | DIG | LATE<6> data output. |
| | | 1 | I | ST | PORTE<6> data input. |
| | AD14 ⁽²⁾ | х | 0 | DIG | External memory interface, address/data bit 14 output. Takes priority over ECCP and port data. |
| | | x | I | TTL | External memory interface, data bit 14 input. |
| | P1B | 0 | 0 | DIG | ECCP1 Enhanced PWM output, channel B. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. |
| RE7/AD15/ | RE7 | 0 | 0 | DIG | LATE<7> data output. |
| ECCP2/P2A | | 1 | I | ST | PORTE<7> data input. |
| | AD15 ⁽²⁾ | х | 0 | DIG | External memory interface, address/data bit 15 output. Takes priority over ECCP and port data. |
| | | x | I | TTL | External memory interface, data bit 15 input. |
| | ECCP2 ⁽¹⁾ | 0 | 0 | DIG | ECCP2 compare output and ECCP2 PWM output. Takes priority over port data. |
| | | 1 | I | ST | ECCP2 capture input. |
| | P2A ⁽¹⁾ | 0 | 0 | DIG | ECCP2 Enhanced PWM output, channel A. Takes priority over port and data. May be configured for tri-state during Enhanced PWM shutdown events. |

TABLE 11-9: PORTE FUNCTIONS (CONTINUED)

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for ECCP2 when CCP2MX configuration bit is cleared (all devices in Microcontroller mode).
 2: Implemented on 80-pin devices only.

TABLE 11-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|
| PORTE | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | 60 |
| LATE | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | 60 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 60 |

11.6 PORTF, LATF and TRISF Registers

PORTF is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISF. Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISF bit (= 0) will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATF) is also memory mapped. Read-modify-write operations on the LATF register read and write the latched output value for PORTF.

All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTF is multiplexed with several analog peripheral functions, including the A/D converter and comparator inputs, as well as the comparator outputs. Pins RF1 through RF2 may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF0:RF6 as digital inputs, it is necessary to turn off the A/D inputs.

- Note 1: On a Power-on Reset, the RF6:RF0 pins are configured as analog inputs and read as '0'.
 - 2: To configure PORTF as digital I/O, set the ADCON1 register.

EXAMPLE 11-6: INITIALIZING PORTF

| CLRF | PORTF | ; Initialize PORTF by ; clearing output ; data latches |
|-------|--------|---|
| CLRF | LATF | <pre>; Alternate method ; to clear output ; data latches</pre> |
| MOVLW | 0x0F | ; |
| MOVWF | ADCON1 | ; Set PORTF as digital I/O |
| MOVLW | 0xCF | ; Value used to |
| | | ; initialize data : direction |
| MOVWF | TRISF | ; Gifection ; Set RF3:RF0 as inputs ; RF5:RF4 as outputs ; RF7:RF6 as inputs |
| | | |

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|----------------|----------|-----------------|-----|-------------|--|
| RF0/AN5 | RF0 | 0 | 0 | DIG | LATF<0> data output; not affected by analog input. |
| | | 1 | 1 | ST | PORTF<0> data input; disabled when analog input enabled. |
| | AN5 | 1 | 1 | ANA | A/D input channel 5. Default configuration on POR. |
| RF1/AN6/C2OUT | RF1 | 0 | 0 | DIG | LATF<1> data output; not affected by analog input. |
| | | 1 | I | ST | PORTF<1> data input; disabled when analog input enabled. |
| | AN6 | 1 | I | ANA | A/D input channel 6. Default configuration on POR. |
| | C2OUT | 0 | 0 | DIG | Comparator 2 output; takes priority over port data. |
| RF2/AN7/C1OUT | RF2 | 0 | 0 | DIG | LATF<2> data output; not affected by analog input. |
| | | 1 | I | ST | PORTF<2> data input; disabled when analog input enabled. |
| | AN7 | 1 | I | ANA | A/D input channel 7. Default configuration on POR. |
| | C10UT | 0 | 0 | TTL | Comparator 1 output; takes priority over port data. |
| RF3/AN8 | RF3 | 0 | 0 | DIG | LATF<3> data output; not affected by analog input. |
| | | 1 | - | ST | PORTF<3> data input; disabled when analog input enabled. |
| | AN8 | 1 | Ι | ANA | A/D input channel 8 and Comparator C2+ input. Default input configuration on POR; not affected by analog output. |
| RF4/AN9 | RF4 | 0 | 0 | DIG | LATF<4> data output; not affected by analog input. |
| | | 1 | Ι | ST | PORTF<4> data input; disabled when analog input enabled. |
| | AN9 | 1 | I | ANA | A/D input channel 9 and Comparator C2- input. Default input configuration on POR; does not affect digital output. |
| RF5/AN10/CVREF | RF5 | 0 | 0 | DIG | LATF<5> data output; not affected by analog input. Disabled when CVREF output enabled. |
| | | 1 | Ι | ST | PORTF<5> data input; disabled when analog input enabled. Disabled when CVREF output enabled. |
| | AN10 | 1 | Ι | ANA | A/D input channel 10 and Comparator C1+ input. Default input configuration on POR; not affected by analog output. |
| | CVREF | х | 0 | ANA | Comparator voltage reference output. Enabling this feature disables digital I/O. |
| RF6/AN11 | RF6 | 0 | 0 | DIG | LATF<6> data output; not affected by analog input. |
| | | 1 | Ι | ST | PORTF<6> data input; disabled when analog input enabled. |
| | AN11 | 1 | Ι | ANA | A/D input channel 11 and Comparator C1- input. Default input configuration on POR; does not affect digital output. |
| RF7/SS1 | RF7 | 0 | 0 | DIG | LATF<7> data output. |
| | | 1 | Ι | ST | PORTF<7> data input. |
| | SS1 | 1 | 1 | TTL | Slave select input for SSP (MSSP1 module). |

TABLE 11-11: PORTF FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 60 |
| PORTF | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | RF0 | 60 |
| LATF | LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | LATF0 | 60 |
| ADCON1 | _ | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 59 |
| CMCON | C2OUT | C1OUT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 59 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

11.7 PORTG, TRISG and LATG Registers

PORTG is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register, read and write the latched output value for PORTG.

PORTG is multiplexed with EUSART and CCP functions (Table 11-13). PORTG pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides. The sixth pin of PORTG (RG5/MCLR/VPP) is an input only pin. Its operation is controlled by the MCLRE configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RG5 also functions as the programming voltage input during programming.

| Note: | On a Power-on Reset, RG5 is enabled as | | | |
|-------|---|--|--|--|
| | a digital input only if Master Clear | | | |
| | functionality is disabled. All other 5 pins | | | |
| | are configured as digital inputs. | | | |

EXAMPLE 11-7: INITIALIZING PORTG

| CLRF | PORTG | ; Initialize PORTG by ; clearing output ; data latches |
|-------|-------|--|
| CLRF | LATG | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | 0x04 | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISG | ; Set RG1:RG0 as outputs |
| | | ; RG2 as input |
| | | ; RG4:RG3 as inputs |
| | | |

TABLE 11-13: PORTG FUNCTIONS

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description | | | |
|---------------|----------|-----------------|-----|-------------|---|--|--|--|
| RG0/ECCP3/P3A | RG0 | 0 | 0 | DIG | LATG<0> data output. | | | |
| | | 1 | I | ST | PORTG<0> data input. | | | |
| | ECCP3 | 0 | 0 | DIG | ECCP3 compare and ECCP3 PWM output. Takes priority over port data. | | | |
| | | 1 | I | ST | ECCP3 capture input. | | | |
| | P3A | 0 | 0 | DIG | ECCP3 Enhanced PWM output, channel B. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | |
| RG1/TX2/CK2 | RG1 | 0 | 0 | DIG | LATG<1> data output. | | | |
| | | 1 | I | ST | PORTG<1> data input. | | | |
| | TX2 | 0 | 0 | DIG | Asynchronous serial transmit data output (EUSART2 module). Takes priority over port data. | | | |
| | CK2 | 0 | 0 | DIG | Synchronous serial clock output (EUSART2 module). Takes priority over port data. | | | |
| | | 1 | I | ST | Synchronous serial clock input (EUSART2 module). | | | |
| RG2/RX2/DT2 | RG2 | 0 | 0 | DIG | LATG<2> data output. | | | |
| | | 1 | I | ST | PORTG<2> data input. | | | |
| | RX2 | 1 | Ι | ST | Asynchronous serial receive data input (EUSART2 module). | | | |
| | DT2 | 1 | 0 | DIG | Synchronous serial data output (EUSART2 module). Takes priority over port data. User must configure as an input. | | | |
| | | 1 | I | ST | Synchronous serial data input (EUSART2 module). User must configure as an input. | | | |
| RG3/CCP4/P3D | RG3 | 0 | 0 | DIG | LATG<3> data output. | | | |
| | | 1 | Ι | ST | PORTG<3> data input. | | | |
| | CCP4 | 0 | 0 | DIG | CCP4 compare and PWM output; takes priority over port data and P3D function. | | | |
| | | 1 | Ι | ST | CCP4 capture input. | | | |
| | P3D | 0 | 0 | DIG | ECCP3 Enhanced PWM output, channel D. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | |
| RG4/CCP5/P1D | RG4 | 0 | 0 | DIG | LATG<4> data output. | | | |
| | | 1 | I | ST | PORTG<4> data input. | | | |
| | CCP5 | 0 | 0 | DIG | CCP5 compare and PWM output. Takes priority over port data and P1D function. | | | |
| | | 1 | I | ST | CCP5 capture input. | | | |
| | P1D | 0 | 0 | DIG | ECCP1 Enhanced PWM output, channel B. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | |
| RG5/MCLR/Vpp | RG5 | (1) | Ι | ST | PORTG<5> data input; enabled when MCLRE configuration bit is clear. | | | |
| | MCLR | _ | I | ST | External Master Clear input; enabled when MCLRE configuration bit is set. | | | |
| | Vpp | | I | ANA | High-voltage detection; used for ICSP™ mode entry detection. Always available regardless of pin mode. | | | |

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: RG5 does not have a corresponding TRISG bit.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|-------|-------|----------------------|--------|--------|--------|--------|--------|----------------------------|
| PORTG | — | _ | RG5 ⁽¹⁾ | RG4 | RG3 | RG2 | RG1 | RG0 | 60 |
| LATG | — | _ | LATG5 ⁽¹⁾ | LATG4 | LATG3 | LATG2 | LATG1 | LATG0 | 60 |
| TRISG | _ | | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 |

TABLE 11-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTG.

Note 1: RG5 and LATG5 are only available when MCLR is disabled (MCLRE configuration bit = 0; otherwise, RG5 and LATG5 read as '0'.

11.8 PORTH, LATH and TRISH Registers

| Note: | PORTH | is | available | only | on | |
|-------|------------------------------------|----|-----------|------|----|--|
| | PIC18F8527/8622/8627/8722 devices. | | | | | |

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding data direction register is TRISH. Setting a TRISH bit (= 1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISH bit (= 0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATH) is also memory mapped. Read-modify-write operations on the LATH register, read and write the latched output value for PORTH.

All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

| Note: | On a Power-on Reset, these pins are | | | | |
|-------|-------------------------------------|--|--|--|--|
| | configured as digital inputs. | | | | |

When the external memory interface is enabled, four of the PORTH pins function as the high-order address lines for the interface. The address output from the interface takes priority over other digital I/O. The corresponding TRISH bits are also overridden.

| EXAMPLE 11-8: | INITIALIZING PORTH |
|-----------------|--------------------|
| EAAIVIFLE 11-0. | |

| CLRF | PORTH | ; Initialize PORTH by |
|-------|-------|-------------------------|
| | | ; clearing output |
| | | ; data latches |
| CLRF | LATH | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | 0CFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISH | ; Set RH3:RH0 as inputs |
| | | ; RH5:RH4 as outputs |
| | | ; RH7:RH6 as inputs |
| | | |

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description | | | |
|-----------|--------------------|-----------------|-----|-------------|---|--|--|--|
| RH0/A16 | RH0 | 0 | 0 | DIG | LATH<0> data output. | | | |
| | | 1 | I | ST | PORTH<0> data input. | | | |
| | A16 | x | 0 | DIG | External memory interface, address line 16. Takes priority over port data. | | | |
| RH1/A17 | RH1 | 0 | 0 | DIG | LATH<1> data output. | | | |
| | | 1 | I | ST | PORTH<1> data input. | | | |
| | A17 | x | 0 | DIG | External memory interface, address line 17. Takes priority over port data. | | | |
| RH2/A18 | RH2 | 0 | 0 | DIG | LATH<2> data output. | | | |
| | | 1 | I | ST | PORTH<2> data input. | | | |
| | A18 | x | 0 | DIG | External memory interface, address line 18. Takes priority over port data. | | | |
| RH3/A19 | RH3 | 0 | 0 | DIG | LATH<3> data output. | | | |
| | | 1 | I | ST | PORTH<3> data input. | | | |
| | A19 | x | 0 | DIG | External memory interface, address line 19. Takes priority over port data. | | | |
| RH4/AN12/ | RH4 | 0 | 0 | DIG | LATH<4> data output. | | | |
| P3C | | 1 | I | ST | PORTH<4> data input. | | | |
| | AN12 | 1 | I | ANA | A/D input channel 12. Default configuration on POR. | | | |
| | P3C ⁽¹⁾ | 0 | 0 | DIG | ECCP3 Enhanced PWM output, channel C. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | |
| RH5/AN13/ | RH5 | 0 | 0 | DIG | LATH<5> data output. | | | |
| P3B | | 1 | I | ST | PORTH<5> data input. | | | |
| | AN13 | 1 | I | ANA | A/D input channel 13. Default configuration on POR. | | | |
| | P3B ⁽¹⁾ | 0 | 0 | DIG | ECCP3 Enhanced PWM output, channel B. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | |
| RH6/AN14/ | RH6 | 0 | 0 | DIG | LATH<6> data output. | | | |
| P1C | | 1 | I | ST | PORTH<6> data input. | | | |
| | AN14 | 1 | I | ANA | A/D input channel 14. Default configuration on POR. | | | |
| | P1C ⁽¹⁾ | 0 | 0 | DIG | ECCP1 Enhanced PWM output, channel C. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | |
| RH7/AN15/ | RH7 | 0 | 0 | DIG | LATH<7> data output. | | | |
| P1B | | 1 | I | ST | PORTH<7> data input. | | | |
| | AN15 | 1 | I | ANA | A/D input channel 15. Default configuration on POR. | | | |
| | P1B ⁽¹⁾ | 0 | 0 | DIG | ECCP1 Enhanced PWM output, channel B. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. | | | |

TABLE 11-15: PORTH FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

| TABLE 11-16: | SUMMARY OF REGISTERS ASSOCIATED WITH PORTH |
|--------------|--|
|--------------|--|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|
| TRISH | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 60 |
| PORTH | RH7 | RH6 | RH5 | RH4 | RH3 | RH2 | RH1 | RH0 | 60 |
| LATH | LATH7 | LATH6 | LATH5 | LATH4 | LATH3 | LATH2 | LATH1 | LATH0 | 60 |
| ADCON1 | — | — | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 59 |

© 2004 Microchip Technology Inc.

11.9 PORTJ, TRISJ and LATJ Registers

| Note: | PORTJ | is | available | only | on |
|-------|---------|--------|-------------|------------|----|
| | PIC18F8 | 527/86 | 22/8627/872 | 2 devices. | |

PORTJ is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISJ. Setting a TRISJ bit (= 1) will make the corresponding PORTJ pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISJ bit (= 0) will make the corresponding PORTJ pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATJ) is also memory mapped. Read-modify-write operations on the LATJ register, read and write the latched output value for PORTJ.

All pins on PORTJ are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

| Note: | On a Power-on Reset, these pins ar | е |
|-------|------------------------------------|---|
| | configured as digital inputs. | |

When the external memory interface is enabled, all of the PORTJ pins function as control outputs for the interface. This occurs automatically when the interface is enabled by clearing the EBDIS control bit (MEMCON<7>). The TRISJ bits are also overridden.

| EXAMPLE 11-9: | INITIALIZING PORTJ |
|-----------------|--------------------|
| EARIVIFLE II-9. | |

| CLRF | PORTJ | ; Initialize PORTJ by |
|-------|-------|-------------------------|
| | | ; clearing output |
| | | ; data latches |
| CLRF | LATJ | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | 0xCF | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISJ | ; Set RJ3:RJ0 as inputs |
| | | ; RJ5:RJ4 as output |
| | | ; RJ7:RJ6 as inputs |
| | | |

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|----------|----------|-----------------|-----|-------------|---|
| RJ0/ALE | RJ0 | 0 | 0 | DIG | LATJ<0> data output. |
| | | 1 | I | ST | PORTJ<0> data input. |
| | ALE | х | 0 | DIG | External memory interface address latch enable control output. Takes priority over digital I/O. |
| RJ1/OE | RJ1 | 0 | 0 | DIG | LATJ<1> data output. |
| | | 1 | I | ST | PORTJ<1> data input. |
| | ŌE | х | 0 | DIG | External memory interface output enable control output. Takes priority over digital I/O. |
| RJ2/WRL | RJ2 | 0 | 0 | DIG | LATJ<2> data output. |
| | | 1 | I | ST | PORTJ<2> data input. |
| | WRL | x | 0 | DIG | External memory bus write low byte control. Takes priority over digital I/O. |
| RJ3/WRH | RJ3 | 0 | 0 | DIG | LATJ<3> data output. |
| | | 1 | I | ST | PORTJ<3> data input. |
| | WRH | x | 0 | DIG | External memory interface write high byte control output. Takes priority over digital I/O. |
| RJ4/BA0 | RJ4 | 0 | 0 | DIG | LATJ<4> data output. |
| | | 1 | Ι | ST | PORTJ<4> data input. |
| | BA0 | x | 0 | DIG | External memory interface byte address 0 control output. Takes priority over digital I/O. |
| RJ5/CE | RJ5 | 0 | 0 | DIG | LATJ<5> data output. |
| | | 1 | Ι | ST | PORTJ<5> data input. |
| | CE | x | 0 | DIG | External memory interface chip enable control output. Takes priority over digital I/O. |
| RJ6/LB | RJ6 | 0 | 0 | DIG | LATJ<6> data output. |
| | | 1 | Ι | ST | PORTJ<6> data input. |
| | LB | х | 0 | DIG | External memory interface lower byte enable control output. Takes priority over digital I/O. |
| RJ7/UB | RJ7 | 0 | 0 | DIG | LATJ<7> data output. |
| | | 1 | Ι | ST | PORTJ<7> data input. |
| | UB | x | 0 | DIG | External memory interface upper byte enable control output. Takes priority over digital I/O. |

TABLE 11-17: PORTJ FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

| TABLE 11-18: | SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ |
|--------------|--|
|--------------|--|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|
| PORTJ | RJ7 | RJ6 | RJ5 | RJ4 | RJ3 | RJ2 | RJ1 | RJ0 | 60 |
| LATJ | LATJ7 | LATJ6 | LATJ5 | LATJ4 | LATJ3 | LATJ2 | LATJ1 | LATJ0 | 60 |
| TRISJ | TRISJ7 | TRISJ6 | TRISJ5 | TRISJ4 | TRISJ3 | TRISJ2 | TRISJ1 | TRISJ0 | 60 |

© 2004 Microchip Technology Inc.

11.10 Parallel Slave Port

PORTD can also function as an 8-bit wide Parallel Slave Port, or microprocessor port, when control bit PSPMODE (PSPCON<4>) is set. It is asynchronously readable and writable by the external world through the RD and WR control input pins.

| Note: | For PIC18F8527/8622/8627/8722 devices, |
|-------|--|
| | the Parallel Slave Port is available only in |
| | Microcontroller mode. |

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set).


A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 11-3 and Figure 11-4, respectively.

FIGURE 11-2: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)



| | 1 51 6014. | | | | | | | | |
|---------|-------------------|---|---------------|----------------|--------------|-----------|----------------|--------|--|
| | R-0 | R-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | |
| | IBF | OBF | IBOV | PSPMODE | | | — | — | |
| | bit 7 | | | | | | | bit 0 | |
| bit 7 | IBF: Input | Buffer Full | Status bit | | | | | | |
| | | 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received | | | | | | | |
| bit 6 | OBF: Outp | ut Buffer Fo | ull Status bi | t | | | | | |
| | | 1 = The output buffer still holds a previously written word 0 = The output buffer has been read | | | | | | | |
| bit 5 | IBOV: Inpu | IBOV: Input Buffer Overflow Detect bit | | | | | | | |
| | (must | 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred | | | | | | | |
| bit 4 | PSPMODE | : Parallel S | Slave Port M | lode Select bi | t | | | | |
| | | el Slave Po al Purpose | | | | | | | |
| bit 3-0 | Unimplem | ented: Rea | ad as '0' | | | | | | |
| | | | | | | | | | |
| | Legend: | | | | | | | | |
| | R = Reada | ble bit | W = V | Writable bit | U = Unim | plemented | bit, read as ' | 0' | |
| | -n = Value | at POR | '1' = | Bit is set | '0' = Bit is | s cleared | x = Bit is u | nknown | |
| | | | | | | | | | |

REGISTER 11-1: PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER

PIC18F8722 FAMILY

FIGURE 11-3: PARALLEL SLAVE PORT WRITE WAVEFORMS






TABLE 11-19: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|----------|-------------|-------------|---------------|------------|--------------|--------|--------|----------------------------|
| PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | 60 |
| LATD | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | 60 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 60 |
| PORTE | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | 60 |
| LATE | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | 60 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 60 |
| PSPCON | IBF | OBF | IBOV | PSPMODE | _ | — | _ | _ | 59 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 |
| Logond | | monted read | lac 'o' She | ded cells are | not used b | v the Parall | | rt | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

12.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable prescaler
- · Selectable clock source (internal or external)
- Edge select for external clock
- · Interrupt-on-overflow

The T0CON register (Register 12-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 12-1. Figure 12-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 12-1: T0CON: TIMER0 CONTROL REGISTER

| R/V | V-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|-----|--------|-------|-------|-------|-------|-------|-------|
| TMR | 0ON | T08BIT | TOCS | TOSE | PSA | T0PS2 | T0PS1 | T0PS0 |
| bit 7 | | | | | | | | bit 0 |

- bit 7 TMR0ON: Timer0 On/Off Control bit
 - 1 = Enables Timer0
 - 0 = Stops Timer0
- bit 6 **T08BIT**: Timer0 8-bit/16-bit Control bit
 - 1 = Timer0 is configured as an 8-bit timer/counter
 - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 **TOCS**: Timer0 Clock Source Select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKO)
- bit 4 **TOSE**: Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on T0CKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 **PSA**: Timer0 Prescaler Assignment bit
 - 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
 - 111 = 1:256 Prescale value
 - 110 = 1:128 Prescale value
 - 101 = 1:64 Prescale value
 - 100 = 1:32 Prescale value
 - 011 = 1:16 Prescale value
 - 010 = 1:8 Prescale value
 - 001 = 1:4 Prescale value
 - 000 = 1:2 Prescale value

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

© 2004 Microchip Technology Inc.

12.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the TOCS bit (TOCON<5>). In Timer mode (TOCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see **Section 12.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

12.2 Timer0 Reads and Writes in 16-bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 12-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 12-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)





FIGURE 12-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



12.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

| Note: | Writing to TMR0 when the prescaler is |
|-------|---|
| | assigned to Timer0 will clear the prescaler |
| | count, but will not change the prescaler |
| | assignment. |

12.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

12.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-----------------------|-----------------------|--------|--------|--------|--------|---------------|--------|----------------------------|
| TMR0L | Timer0 Reg | ister Low By | te | | | I | | I | 58 |
| TMR0H | Timer0 Reg | ister High By | /te | | | | | | 58 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| T0CON | TMR0ON | T08BIT | TOCS | T0SE | PSA | T0PS2 | T0PS1 | T0PS0 | 58 |
| TRISA | TRISA7 ⁽¹⁾ | TRISA6 ⁽¹⁾ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 60 |

TABLE 12-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: Shaded cells are not used by Timer0.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

PIC18F8722 FAMILY

NOTES:

13.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- · Readable and writable 8-bit registers (TMR1H and TMR1L)
- · Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

- Interrupt-on-overflow
- Reset on CCP special event trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 13-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 13-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 13-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

| R/W-0 R-0 R/W-0 R/W-0 R/W | /-0 R/W-0 | R/W-0 | R/W-0 | | | | | | | |
|--|---|---------------|--------|--|--|--|--|--|--|--|
| RD16 T1RUN T1CKPS1 T1CKPS0 T1OS | CEN T1SYNC | TMR1CS | TMR10N | | | | | | | |
| bit 7 | · · · · | | bit 0 | | | | | | | |
| | | | | | | | | | | |
| bit 7 RD16: 16-bit Read/Write Mode Enable bit | | | | | | | | | | |
| 0 | = Enables register read/write of Timer1 in one 16-bit operation | | | | | | | | | |
| bit 6 T1RUN: Timer1 System Clock Status bit | Enables register read/write of Timer1 in two 8-bit operations | | | | | | | | | |
| 1 = Device clock is derived from Timer1 oscillator | | | | | | | | | | |
| 0 = Device clock is derived from another source | | | | | | | | | | |
| bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Se | T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits | | | | | | | | | |
| 11 = 1:8 Prescale value | | | | | | | | | | |
| 10 = 1:4 Prescale value | | | | | | | | | | |
| 01 = 1:2 Prescale value 00 = 1:1 Prescale value | | | | | | | | | | |
| bit 3 T10SCEN: Timer1 Oscillator Enable bit | | | | | | | | | | |
| 1 = Timer1 oscillator is enabled | | | | | | | | | | |
| 0 = Timer1 oscillator is shut off | | | | | | | | | | |
| The oscillator inverter and feedback resistor are turned | - | ower drain. | | | | | | | | |
| bit 2 T1SYNC: Timer1 External Clock Input Synchronization | n Select bit | | | | | | | | | |
| <u>When TMR1CS = 1:</u> 1 = Do not synchronize external clock input | | | | | | | | | | |
| 0 = Synchronize external clock input | | | | | | | | | | |
| When TMR1CS = <u>0</u> : | | | | | | | | | | |
| This bit is ignored. Timer1 uses the internal clock whe | n TMR1CS = 0 . | | | | | | | | | |
| bit 1 TMR1CS: Timer1 Clock Source Select bit | | | | | | | | | | |
| 1 = External clock from pin RC0/T10SO/T13CKI (on 0 = Internal clock (Fosc/4) | the rising edge) | | | | | | | | | |
| bit 0 TMR1ON: Timer1 On bit | | | | | | | | | | |
| 1 = Enables Timer1 | | | | | | | | | | |
| 0 = Stops Timer1 | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| - | Unimplemented b | it, read as ' | 0' | | | | | | | |
| | Bit is cleared | x = Bit is u | | | | | | | | |

13.1 **Timer1 Operation**

Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter

FIGURE 13-1:

Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

TIMER1 BLOCK DIAGRAM





FIGURE 13-2:



T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input

When Timer1 is enabled, the RC1/T1OSI and RC0/

or the Timer1 oscillator, if enabled.

13.2 Timer1 16-bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 13-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

13.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a lowpower circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 13-3. Table 13-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 13-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 13-1: CAPACITOR SELECTION FOR THETIMEROSCILLATOR^(2,3,4)

| Osc Type | Freq | C1 | C2 | | | | | | |
|--|--|-------------------------------|-------------------------------|--|--|--|--|--|--|
| LP | 32 kHz | 27 pF ⁽¹⁾ | 27 pF ⁽¹⁾ | | | | | | |
| Note 1: | Microchip sug starting point circuit. | 0 | | | | | | | |
| Higher capacitance increases the stability of the oscillator but also increases the start-up time. | | | | | | | | | |
| 3: | Since each res characteristics the resonator appropriate components. | , the user sh /crystal man | ould consult ufacturer for | | | | | | |
| 4: | Capacitor valuonly. | es are for des | ign guidance | | | | | | |
| | | | | | | | | | |

13.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 3.0 "Power-Managed Modes"**.

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

13.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.

13.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 13-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the Timer1 oscillator, a grounded guard ring around the oscillator circuit may be helpful when used on a single-sided PCB or in addition to a ground plane.

13.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

13.5 Resetting Timer1 Using the CCP Special Event Trigger

If any of the CCP modules are configured to use Timer1 and generate a special event trigger in Compare mode (CCPxM3:CCPxM0, this signal will reset Timer1. The trigger from the ECCP2 module will also start an A/D conversion if the A/D module is enabled (see **Section 17.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger, the write operation will take precedence.

Note: The special event triggers from the CCPx module will not set the TMR1IF interrupt flag bit (PIR1<0>).

13.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 13.3 "Timer1 Oscillator"** above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 13-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

| EXAMPLE | 13-1: II | MPLEMENTING A | REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE |
|---------|----------|---------------|--|
| RTCinit | | | |
| | MOVLW | 80h | ; Preload TMR1 register pair |
| | MOVWF | TMR1H | ; for 1 second overflow |
| | CLRF | TMR1L | |
| | MOVLW | b'00001111' | ; Configure for external clock, |
| | MOVWF | T1CON | ; Asynchronous operation, external oscillator |
| | CLRF | secs | ; Initialize timekeeping registers |
| | CLRF | mins | ; |
| | MOVLW | .12 | |
| | MOVWF | hours | |
| | BSF | PIE1, TMR1IE | ; Enable Timer1 interrupt |
| | RETURN | | |
| RTCisr | | | |
| | BSF | TMR1H, 7 | ; Preload for 1 sec overflow |
| | BCF | PIR1, TMR1IF | ; Clear interrupt flag |
| | INCF | secs, F | ; Increment seconds |
| | MOVLW | .59 | ; 60 seconds elapsed? |
| | CPFSGT | secs | |
| | RETURN | | ; No, done |
| | CLRF | secs | ; Clear seconds |
| | INCF | mins, F | ; Increment minutes |
| | MOVLW | .59 | ; 60 minutes elapsed? |
| | CPFSGT | mins | |
| | RETURN | | ; No, done |
| | CLRF | mins | ; clear minutes |
| | INCF | hours, F | ; Increment hours |
| | MOVLW | .23 | ; 24 hours elapsed? |
| | CPFSGT | hours | |
| | RETURN | | ; No, done |
| | CLRF | hours | ; Reset hours |
| | RETURN | | ; Done |

EXAMPLE 13-1. IMPLEMENTING A REAL-TIME CLOCK USING A TIMEP1 INTERPLIPT SERVICE

REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER TABLE 13-2:

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|---------------------------|---------------|-------------|--------------|---------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 |
| TMR1L | Timer1 Reg | gister Low By | /te | | | | | | 58 |
| TMR1H | Timer1 Register High Byte | | | | | | 58 | | |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | 58 |
| Logondi | | oro pot upo | مناميرها ام | مىرىكە مەم 1 | | | • | • | ·, |

Legend: Shaded cells are not used by the Timer1 module.

PIC18F8722 FAMILY

NOTES:

14.0 TIMER2 MODULE

The Timer2 timer module incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSPx module

The module is controlled through the T2CON register (Register 14-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 14-1.

14.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler (see **Section 14.2 "Timer2 Interrupt**").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 14-1: T2CON: TIMER2 CONTROL REGISTER

| | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---|-------|-------------|----------|----------|----------|--------|---------|---------|
| | — | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| - | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |
| | | manufad. Da | | | | | | |

bit 7 Unimplemented: Read as '0'

- 0 = Timer2 is off
- bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
 - 00 = Prescaler is 1
 - 01 = Prescaler is 4
 - 1x = Prescaler is 16

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

14.2 Timer2 Interrupt

Timer2 also can generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 19.0 "Master Synchronous Serial Port (MSSP) Module".




TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|--|--------------|--------|--------|--------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP ADIP RC1IP TX1IP SSP1IP CCP1IP TMR2IP TMR1IP | | | | | | | | 60 |
| TMR2 | Timer2 Register | | | | | | | | |
| T2CON | — T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0 | | | | | | | | |
| PR2 | Timer2 Peri | iod Register | | | | | | | 58 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

15.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Module Reset on CCP special event trigger

A simplified block diagram of the Timer3 module is shown in Figure 15-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 15-2.

The Timer3 module is controlled through the T3CON register (Register 15-1). It also selects the clock source options for the CCP modules (see **Section 17.1.1** "**CCP Modules and Timer Resources**" for more information).

REGISTER 15-1: T3CON: TIMER3 CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|--------|---------|---------|--------|--------|--------|--------|
| RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON |
| bit 7 | | | | | | | bit 0 |

- bit 7 RD16: 16-bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Timer3 in one 16-bit operation
 - 0 = Enables register read/write of Timer3 in two 8-bit operations
- bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits
 - 11 = Timer3 and Timer4 are the clock sources for ECCP1, ECCP2, ECCP3, CCP4 and CCP5
 - 10 = Timer3 and Timer4 are the clock sources for ECCP3, CCP4 and CCP5;
 - Timer1 and Timer2 are the clock sources for ECCP1 and ECCP2
 - 01 = Timer3 and Timer4 are the clock sources for ECCP2, ECCP3, CCP4 and CCP5; Timer1 and Timer2 are the clock sources for ECCP1
 - 00 = Timer1 and Timer2 are the clock sources for ECCP1, ECCP2, ECCP3, CCP4 and CCP5
- bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits
 - 11 = 1:8 Prescale value
 - 10 = 1:4 Prescale value
 - 01 = 1:2 Prescale value
 - 00 = 1:1 Prescale value
- bit 2 **T3SYNC**: Timer3 External Clock Input Synchronization Control bit

(Not usable if the device clock comes from Timer1/Timer3.)

When TMR3CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR3CS = 0:

This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.

bit 1 TMR3CS: Timer3 Clock Source Select bit

- 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge)
- 0 = Internal clock (Fosc/4)
- bit 0 TMR3ON: Timer3 On bit
 - 1 = Enables Timer3
 - 0 = Stops Timer3

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

15.1 Timer3 Operation

Timer3 can operate in one of three modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/ T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.





FIGURE 15-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



15.2 Timer3 16-bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 15-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer3 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

15.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in **Section 13.0** "Timer1 Module".

15.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

15.5 Resetting Timer3 Using the CCP Special Event Trigger

If any of the CCP modules are configured to use Timer3 and to generate a special event trigger in Compare mode (CCPxM3:CCPxM0 = 1011), this signal will reset Timer3. ECCP2 can also start an A/D conversion if the A/D module is enabled (see **Section 17.3.4** "**Special Event Trigger**" for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a special event trigger from a CCP module, the write will take precedence.

Note: The special event triggers from the CCPx module will not set the TMR3IF interrupt flag bit (PIR2<1>).

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|---------------------------|-----------|---------|---------|---------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | — | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |
| IPR2 | OSCFIP | CMIP | — | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| TMR3L | Timer3 Register Low Byte | | | | | | | | 59 |
| TMR3H | Timer3 Register High Byte | | | | | | | | 59 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | 58 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 59 |

| TABLE 13-1. REGISTERS ASSOCIATED WITH HIVERS AS A HIVER/COUNTER | TABLE 15-1: | REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER |
|---|-------------|--|
|---|-------------|--|

Legend: — = unimplemented, read as ' 0 '. Shaded cells are not used by the Timer3 module.

PIC18F8722 FAMILY

NOTES:

16.0 TIMER4 MODULE

The Timer4 timer module has the following features:

- 8-bit timer register (TMR4)
- 8-bit period register (PR4)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR4 match of PR4

Timer4 has a control register shown in Register 16-1. Timer4 can be shut off by clearing control bit, TMR4ON (T4CON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4 are also controlled by this register. Figure 16-1 is a simplified block diagram of the Timer4 module.

16.1 Timer4 Operation

Timer4 can be used as the PWM time base for the PWM mode of the CCP modules. The TMR4 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T4CKPS1:T4CKPS0 (T4CON<1:0>). The match output of TMR4 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR4 interrupt, latched in flag bit TMR4IF (PIR3<3>).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR4 register
- a write to the T4CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR4 is not cleared when T4CON is written.

REGISTER 16-1: T4CON: TIMER4 CONTROL REGISTER

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|----------|----------|----------|----------|--------|---------|---------|
| — | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 |
| bit 7 | | | | | | | bit 0 |

bit 7 Unimplemented: Read as '0'

bit 6-3 **T4OUTPS3:T4OUTPS0**: Timer4 Output Postscale Select bits

| | 0000 = 1.1 FOSISCALE |
|---------|--|
| | 0001 = 1:2 Postscale |
| | • |
| | • |
| | • |
| | 1111 = 1:16 Postscale |
| bit 2 | TMR4ON: Timer4 On bit |
| | 1 = Timer4 is on |
| | 0 = Timer4 is off |
| bit 1-0 | T4CKPS1:T4CKPS0: Timer4 Clock Prescale Select bits |
| | 00 = Prescaler is 1 |
| | 01 = Prescaler is 4 |
| | 1x = Prescaler is 16 |
| | |
| | Legend: |

| Legend. | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

16.2 Timer4 Interrupt

The Timer4 module has an 8-bit period register, PR4, which is both readable and writable. Timer4 increments from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon Reset.

FIGURE 16-1: TIMER4 BLOCK DIAGRAM

16.3 Output of TMR4

The output of TMR4 (before the postscaler) is used only as a PWM time base for the CCP modules. It is not used as a baud rate clock for the MSSP, as is the Timer2 output.




TABLE 16-1: REGISTERS ASSOCIATED WITH TIMER4 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|--|-------------|--------|---------------|--------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 60 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 60 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 60 |
| TMR4 | Timer4 Register | | | | | | | | |
| T4CON | - T4OUTPS3 T4OUTPS2 T4OUTPS1 T4OUTPS0 TMR4ON T4CKPS1 T4CKPS0 | | | | | | | | 61 |
| PR4 | Timer4 Peri | od Register | | | | | | | 61 |

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer4 module.

17.0 CAPTURE/COMPARE/PWM (CCP) MODULES

The PIC18F8722 family of devices all have a total of five CCP (Capture/Compare/PWM) modules. Two of these (CCP4 and CCP5) implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes and are discussed in this section. The other three modules (ECCP1, ECCP2, ECCP3) implement standard Capture and Compare modes, as well as Enhanced PWM modes. These are discussed in Section 18.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Each CCP/ECCP module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operations in the following sections are described with respect to CCP4, but are equally applicable to CCP5.

Capture and Compare operations described in this chapter apply to all standard and Enhanced CCP modules. The operations of PWM mode described in Section 17.4 "PWM Mode" apply to CCP4 and CCP5 only.

Note: Throughout this section and Section 18.0 "Enhanced Capture/Compare/PWM (ECCP) Module", references to register and bit names that may be associated with a specific CCP module are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP4 or CCP5, or ECCP1, ECCP2 or ECCP3. "CCPxCON" is used throughout these sections to refer to the module control register, regardless of whether the CCP module is a standard or enhanced implementation.

REGISTER 17-1: CCPxCON: CCPx CONTROL REGISTER (CCP4 AND CCP5 MODULES)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|--------|--------|--------|--------|
| — | — | DCxB1 | DCxB0 | CCPxM3 | CCPxM2 | CCPxM1 | CCPxM0 |
| bit 7 | | | | | | | bit 0 |

bit 7-6 Unimplemented: Read as '0'

| bit 5-4 | DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0 for CCP Module x |
|---------|--|
| | Capture mode: |
| | Unused. |
| | Compare mode: |
| | Unused. |
| | PWM mode: |
| | These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight Most Significant bits (DCx9:DCx2) of the duty cycle are found in CCPRxL. |
| bit 3-0 | CCPxM3:CCPxM0: CCP Module x Mode Select bits |
| | 0000 = Capture/Compare/PWM disabled; resets CCPx module |
| | 0001 = Reserved |
| | 0010 = Compare mode, toggle output on match; CCPxIF bit is set |
| | 0011 = Reserved |
| | 0100 = Capture mode, every falling edge |
| | 0101 = Capture mode, every rising edge |
| | 0110 = Capture mode, every 4th rising edge |
| | 0111 = Capture mode, every 16th rising edge |
| | 1000 = Compare mode, initialize CCPx pin low; on compare match, force CCPx pin high; CCPxIF bit is set |
| | 1001 = Compare mode, initialize CCPx pin high; on compare match, force CCPx pin low; CCPxIF bit is set |
| | 1010 = Compare mode, generate software interrupt on compare match; CCPxIF bit is set; CCPx pin reflects I/O state |
| | 1011 = Compare mode, trigger special event; CCPxIF bit is set, CCPx pin is unaffected (see |

- Section 17.3.4 "Special Event Trigger" for effects of the trigger)
- 11xx = PWM mode

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

17.1 **CCP Module Configuration**

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

17.1.1 CCP MODULES AND TIMER RESOURCES

The CCP/ECCP modules utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode.

TABLE 17-1: CCP MODE – TIMER RESOURCE

| CCP Mode | Timer Resource | | |
|----------|------------------|--|--|
| Capture | Timer1 or Timer3 | | |
| Compare | Timer1 or Timer3 | | |
| PWM | Timer2 or Timer4 | | |

The assignment of a particular timer to a module is determined by the Timer-to-CCP enable bits in the T3CON register (Register 15-1). Depending on the configuration selected, up to four timers may be active at once, with modules in the same configuration (Capture/Compare or PWM) sharing timer resources. The possible configurations are shown in Figure 17-1.

ECCP2 PIN ASSIGNMENT 17.1.2

The pin assignment for ECCP2 (Capture input, Compare and PWM output) can change, based on device configuration. The CCP2MX configuration bit determines which pin ECCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the configuration bit is cleared, ECCP2 is multiplexed with RE7 in Microcontroller mode, or RE3 in all other modes.

Changing the pin assignment of ECCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for ECCP2 operation regardless of where it is located.


FIGURE 17-1: CCP AND TIMER INTERCONNECT CONFIGURATIONS

TMR1

mode).

T3CCP<2:1> = 01

TMR3



and Compare operations for

all CCP modules. Timer2 is

used for PWM operations for

all CCP modules. Modules

may share either timer

resource as a common time

Timer3 and Timer4 are not

base.

available.

ECCP1 ECCP2 ECCP3 CCP4 CCP5 TMR2 TMR4

base if they are in Capture/

Compare or PWM modes.


ECCP2 ECCP3 CCP4 CCP5 TMR4 TMR2 Timer1 and Timer2 are used Timer1 and Timer2 are used

T3CCP<2:1> = 10

TMR3

TMR1

ECCP1



T3CCP<2:1> = 11

for Capture and Compare or for Capture and Compare or PWM operations for ECCP1 PWM operations for ECCP1 only (depending on selected and ECCP2 only (depending on the mode selected for each module). Both modules may All other modules use either use a timer as a common time Timer3 or Timer4. Modules base if they are both in may share either timer Capture/Compare or PWM resource as a common time

modes.

The other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in Capture/ Compare or PWM modes.

and Compare operations for all CCP modules. Timer4 is used for PWM operations for all CCP modules. Modules may share either timer resource as a common time base.

Timer1 and Timer2 are not available.

DS39646B-page 180

17.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in the CCPRx registers is read, the old captured value is overwritten by the new captured value.

17.2.1 CCPx PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

| Note: | If a CCPx pin is configured as an output, a | | | | | | | |
|-------|---|--|--|--|--|--|--|--|
| | write to the port can cause a capture | | | | | | | |
| | condition. | | | | | | | |

17.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 17.1.1 "CCP Modules and Timer Resources").

17.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

17.2.4 CCP PRESCALER


There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the CCP module is turned off, or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 17-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 17-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP5 SHOWN)

| rn CCP module off |
|-------------------|
| ad WREG with the |
| v prescaler mode |
| lue and CCP ON |
| ad CCP5CON with |
| is value |
| |

FIGURE 17-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



17.3 Compare Mode

In Compare mode, the 16-bit value of the CCPRx registers is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

17.3.1 CCPx PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

| Note: | Clearing the CCPxCON register will force |
|-------|---|
| | the compare output latch (depending on |
| | device configuration) to the default low |
| | level. This is not the port I/O data latch. |

17.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

17.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.


17.3.4 SPECIAL EVENT TRIGGER

All CCP modules are equipped with a special event trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The special event trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011).

For all CCP modules, the special event trigger resets the timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The ECCP2 special event trigger can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

FIGURE 17-3: COMPARE MODE OPERATION BLOCK DIAGRAM



| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------------------|---|---------------|-----------|--------------|-----------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| RCON | IPEN | SBOREN | _ | RI | TO | PD | POR | BOR | 56 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 60 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 60 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 60 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 60 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 60 |
| TRISG | — | — | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 |
| TRISH ⁽¹⁾ | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 60 |
| TMR1L | Timer1 Reg | gister Low B | yte | | | | | | 58 |
| TMR1H | Timer1 Reg | gister High E | Byte | | | | | | 58 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 58 |
| TMR3H | Timer3 Reg | gister High E | Byte | | | | | | 59 |
| TMR3L | Timer3 Reg | gister Low B | yte | | | | | | 59 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 59 |
| CCPR1L | Enhanced | Capture/Co | mpare/PWN | Register 1 | Low Byte | | 1 | 1 | 59 |
| CCPR1H | Enhanced | Capture/Co | mpare/PWN | I Register 1 | High Byte | | | | 59 |
| CCP1CON | P1M1 | P1M0 | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 59 |
| CCPR2L | Enhanced | Capture/Co | mpare/PWN | Register 2 | Low Byte | | | | 59 |
| CCPR2H | Enhanced Capture/Compare/PWM Register 2 High Byte | | | | | | 59 | | |
| CCP2CON | P2M1 | P2M0 | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 59 |
| CCP3CON | P3M1 | P3M0 | DC3B1 | DC3B0 | CCP3M3 | CCP3M2 | CCP3M1 | CCP3M0 | 59 |
| CCP4CON | — | — | DC4B1 | DC4B0 | CCP4M3 | CCP4M2 | CCP4M1 | CCP4M0 | 61 |
| CCP5CON | — | — | DC5B1 | DC5B0 | CCP5M3 | CCP5M2 | CCP5M1 | CCP5M0 | 61 |

| TABLE 17-2: | REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3 |
|-------------|---|
| | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

Note 1: Implemented on 80-pin devices only.

17.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP4 and CCP5 pins are multiplexed with a PORTG data latch, the appropriate TRISG bit must be cleared to make the CCP4 or CCP5 pin an output.

| Note: | Clearing the CCP4CON or CCP5CON register will force the RG3 or RG4 output latch (depending on device configuration) to the default low level. This is not the |
|-------|--|
| | PORTG I/O data latch. |

Figure 17-4 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up a CCP module for PWM operation, see **Section 17.4.3** "Setup for PWM Operation".

FIGURE 17-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 17-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 17-5: PWM OUTPUT



17.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 (PR4) register. The PWM period can be calculated using the following formula:

EQUATION 17-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 (TMR4) is equal to PR2 (PR4), the following three events occur on the next increment cycle:

- TMR2 (TMR4) is cleared
- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH

| Note: | The Timer2 and Timer 4 postscalers (see |
|-------|--|
| | Section 14.0 "Timer2 Module" and |
| | Section 16.0 "Timer4 Module") are not |
| | used in the determination of the PWM |
| | frequency. The postscaler could be used |
| | to have a servo update rate at a different |
| | frequency than the PWM output. |

17.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 17-2:

PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 (PR4) and TMR2 (TMR4) occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2 (TMR4), concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 (TMR4) prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 17-3:

PWM Resolution (max) =
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCPx pin will not be cleared.

17.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 (PR4) register.
- Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 (TMR4) prescale value, then enable Timer2 (Timer4) by writing to T2CON (T4CON).
- 5. Configure the CCPx module for PWM operation.

TABLE 17-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

| PWM Frequency | 2.44 kHz | 9.77 kHz | 39.06 kHz | 156.25 kHz | 312.50 kHz | 416.67 kHz |
|----------------------------|----------|----------|-----------|------------|------------|------------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | FFh | FFh | FFh | 3Fh | 1Fh | 17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.58 |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|------------|----------------|-----------|---------------|----------|--------|---------|---------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| RCON | IPEN | SBOREN | _ | RI | TO | PD | POR | BOR | 56 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 60 |
| PIE3 | SSP2IE | BCL2IF | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 60 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 60 |
| TMR2 | Timer2 Re | imer2 Register | | | | | | | |
| PR2 | Timer2 Per | riod Register | | | | | | | 58 |
| T2CON | — | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 58 |
| TMR4 | Timer4 Re | gister | | | | | | | 61 |
| PR4 | Timer4 Pe | riod Register | | | | | | | 61 |
| T4CON | — | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 | 61 |
| CCPR1L | Enhanced | Capture/Cor | mpare/PWM | Register 1 Lo | ow Byte | | | | 59 |
| CCPR1H | Enhanced | Capture/Cor | mpare/PWM | Register 1 H | igh Byte | | | | 59 |
| CCPR2L | Enhanced | Capture/Cor | mpare/PWM | Register 2 Lo | ow Byte | | | | 59 |
| CCPR2H | Enhanced | Capture/Cor | mpare/PWM | Register 2 H | igh Byte | | | | 59 |
| CCP4CON | — | | DC4B1 | DC4B0 | CCP4M3 | CCP4M2 | CCP4M1 | CCP4M0 | 61 |
| CCP5CON | — | | DC5B1 | DC5B0 | CCP5M3 | CCP5M2 | CCP5M1 | CCP5M0 | 61 |

TABLE 17-4: REGISTERS ASSOCIATED WITH PWM, TIMER2 AND TIMER4

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM, Timer2 or Timer4.

18.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

In the PIC18F8722 family of devices, ECCP1, ECCP2 and ECCP3 are implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user selectable polarity, dead-band control and automatic shutdown and restart. The enhanced features are discussed in detail in **Section 18.4 "Enhanced PWM Mode**". Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module. The control register for the Enhanced CCP modules is shown in Register 18-1. It differs from the CCPxCON registers discussed in **Section 17.0** "**Capture/ Compare/PWM (CCP) Modules**" in that the two Most Significant bits are implemented to control PWM functionality. In addition to the expanded range of modes available through the Enhanced CCPxCON register, the ECCP modules each have two additional features associated with Enhanced PWM operation and auto-shutdown features. They are:

- ECCPxDEL (Dead-Band Delay)
- ECCPxAS (Auto-Shutdown Configuration)

REGISTER 18-1: CCPxCON: ENHANCED CCPx CONTROL REGISTER (ECCP1, ECCP2, ECCP3)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| PxM1 | PxM0 | DCxB1 | DCxB0 | CCPxM3 | CCPxM2 | CCPxM1 | CCPxM0 |
| bit 7 | | | | | | | bit 0 |

bit 7-6 PxM1:PxM0: Enhanced PWM Output Configuration bits

If CCPxM3:CCPxM2 = 00, 01, 10:

xx = PxA assigned as Capture/Compare input/output; PxB, PxC, PxD assigned as port pins If CCPxM3:CCPxM2 = 11:

- 00 = Single output: PxA modulated; PxB, PxC, PxD assigned as port pins
- 01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive
- 10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins
- 11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPRxL.

- bit 3-0 CCPxM3:CCPxM0: Enhanced CCP Mode Select bits
 - 0000 = Capture/Compare/PWM off (resets ECCPx module)
 - 0001 = Reserved
 - 0010 = Compare mode: toggle output on match
 - 0011 = Capture mode
 - 0100 = Capture mode: every falling edge
 - 0101 = Capture mode: every rising edge
 - 0110 = Capture mode: every 4th rising edge
 - 0111 = Capture mode: every 16th rising edge
 - 1000 = Compare mode: initialize ECCPx pin low; set output on compare match (set CCPxIF)
 - 1001 = Compare mode: initialize ECCPx pin high; clear output on compare match (set CCPxIF)
 - 1010 = Compare mode: generate software interrupt only; ECCPx pin reverts to I/O state
 - 1011 = Compare mode: trigger special event (ECCP resets TMR1 or TMR3, sets CCPxIF bit; ECCP2 trigger starts A/D conversion if A/D module is enabled)
 - 1100 = PWM mode: PxA, PxC active-high; PxB, PxD active-high
 - 1101 = PWM mode: PxA, PxC active-high; PxB, PxD active-low
 - 1110 = PWM mode: PxA, PxC active-low; PxB, PxD active-high
 - 1111 = PWM mode: PxA, PxC active-low; PxB, PxD active-low

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented I | oit, read as '0' |
|-------------------|------------------|----------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

18.1 ECCP Outputs and Configuration

Each of the Enhanced CCP modules may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated PxA through PxD, are multiplexed with various I/O pins. Some ECCPx pin assignments are constant, while others change based on device configuration. For those pins that do change, the controlling bits are:

- CCP2MX configuration bit (CONFIG3H<0>)
- ECCPMX configuration bit (CONFIG3H<1>)
- Program memory mode (set by configuration bits, CONFIG3L<1:0>)

The pin assignments for the Enhanced CCP modules are summarized in Table 18-1, Table 18-2 and Table 18-3. To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the PxMx and CCPxMx bits (CCPxCON<7:6> and <3:0>, respectively). The appropriate TRIS direction bits for the corresponding port pins must also be set as outputs.

18.1.1 USE OF CCP4 AND CCP5 WITH ECCP1 AND ECCP3

Only the ECCP2 module has four dedicated output pins available for use. Assuming that the I/O ports or other multiplexed functions on those pins are not needed, they may be used whenever needed without interfering with any other CCP module.

ECCP1 and ECCP3, on the other hand, only have three dedicated output pins: ECCPx/P3A, PxB and PxC. Whenever these modules are configured for Quad PWM mode, the pin used for CCP4 or CCP5 takes priority over the D output pins for ECCP3 and ECCP1, respectively.

18.1.2 ECCP MODULE OUTPUTS, PROGRAM MEMORY MODES AND EMB ADDRESS BUS WIDTH

For PIC18F8527/8622/8627/8722 devices, the program memory mode of the device (Section 7.2 "Address and Data Width" and Section 7.4 "Program Memory Modes and the External Memory Bus") impacts both pin multiplexing and the operation of the module.

The ECCP2 input/output (ECCP2/P2A) can be multiplexed to one of three pins. By default, this is RC1 for all devices; in this case, the default is in effect when CCP2MX is set and the device is operating in Microcontroller mode. With PIC18F8527/8622/8627/8722 devices, three other options exist. When CCP2MX is not set (= 0) and the device is in Microcontroller mode, ECCP2/P2A is multiplexed to RE7; in all other program memory modes, it is multiplexed to RB3.

Another option is for ECCPMX to be set while the device is operating in one of the three other program memory modes. In this case, ECCP1 and ECCP3 operate as compatible (i.e., single output) CCP modules. The pins used by their other outputs (PxB through PxD) are available for other multiplexed functions. ECCP2 continues to operate as an Enhanced CCP module regardless of the program memory mode.

The final option is that the ABW<1:0> configuration bits can be used to select 8, 12, 16 or 20-bit EMB addressing. Pins not assigned to EMB address pins are available for peripheral or port functions.

| TABLE 18-1: | PIN CONFIGURATIONS FOR ECCP1 | | | | | | | | |
|--|---|-----------------|-------------------------|---------------------|-------------------------|-------------|----------|--|--|
| ECCP Mode | CCP1CON Configuration | RC2 | RE6 | RE5 | RG4 | RH7 | RH6 | | |
| | | PIC18F | 6527/6622/662 | 7/6722 Device | s: | | | | |
| Compatible CCP | mpatible CCP 00xx 11xx ECCP1 RE6 RE5 RG4/CCP5 N/A | | | | | | N/A | | |
| Dual PWM | 10xx 11xx | P1A | P1B | RE5 | RG4/CCP5 | N/A | N/A | | |
| Quad PWM | x1xx 11xx | P1A | P1B | P1C | CCP5/P1D ⁽¹⁾ | N/A | N/A | | |
| PIC18F8527/8622/8627/8722 Devices, ECCPMX = 1, Microcontroller mode: | | | | | | | | | |
| Compatible CCP | 00xx 11xx | ECCP1 | RE6 | RE5 | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| Dual PWM | 10xx 11xx | P1A | P1B | RE5 | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| Quad PWM | x1xx 11xx | P1A | P1B | P1C | CCP5/P1D ⁽¹⁾ | RH7/AN15 | RH6/AN14 | | |
| | PIC18F8527/ | 8622/8627/872 | 22 Devices, EC | CPMX = 0, Mi | crocontroller | mode: | | | |
| Compatible CCP | 00xx 11xx | ECCP1 | RE6 | RE5 | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| Dual PWM | 10xx 11xx | P1A | RE6 | RE5 | RG4/CCP5 | P1B | RH6/AN14 | | |
| Quad PWM | x1xx 11xx | P1A | RE6 | RE5 | CCP5/P1D ⁽¹⁾ | P1B | P1C | | |
| PI | C18F8527/8622/8 | 3627/8722 Dev | vices, ECCPM) | (= 1, all other | Program Mem | nory modes: | | | |
| Compatible CCP | 00xx 11xx | ECCP1 | AD14 ⁽²⁾ | AD13 ⁽²⁾ | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| Dual PWM | 10xx 11xx | P1A | P1B/AD14 ⁽²⁾ | AD13 ⁽²⁾ | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| Quad PWM | x1xx 11xx | P1A | P1B/AD14 ⁽²⁾ | P1C/AD13(2) | CCP5/P1D ⁽¹⁾ | RH7/AN15 | RH6/AN14 | | |
| PI | C18F8527/8622/8 | 3627/8722 Dev | vices, ECCPM | (= 0, all other | Program Mem | nory modes: | | | |
| Compatible CCP | 00xx 11xx | ECCP1 | AD14 ⁽²⁾ | AD13 ⁽²⁾ | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| Dual PWM | 10xx 11xx | P1A | AD14 ⁽²⁾ | AD13 ⁽²⁾ | RG4/CCP5 | P1B | RH6/AN14 | | |
| Quad PWM | x1xx 11xx | P1A | AD14 ⁽²⁾ | AD13 ⁽²⁾ | CCP5/P1D ⁽¹⁾ | P1B | P1C | | |
| Lawandı Da | | tauallable. Ohe | مناميا مالم | | and a section and he | | | | |

TABLE 18-1: PIN CONFIGURATIONS FOR ECCP1

Legend: x = Don't care, N/A = Not available. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

Note 1: With ECCP1 in Quad PWM mode, the CCP5 module's output overrides P1D.

2: The EMB address bus width will determine whether the pin will perform an EMB or port/peripheral function.

| TABLE 18-2: | ABLE 18-2: PIN CONFIGURATIONS FOR ECCP2 | | | | | | | | | | |
|----------------|--|---------------|----------------|---------------------|-------------------------|------------------------|------------------------|--|--|--|--|
| ECCP Mode | CCP2CON Configuration | RB3 | RC1 | RE7 | RE2 | RE1 | RE0 | | | | |
| | F | PIC18F6527/66 | 22/6627/6722 | Devices, CCP | 2MX = 1: | | | | | | |
| Compatible CCP | 00xx 11xx | RB3/INT3 | ECCP2 | RE7 | RE2 | RE1 RE0 | | | | | |
| Dual PWM | 10xx 11xx | RB3/INT3 | P2A | RE7 | P2B | RE1 | RE0 | | | | |
| Quad PWM | x1xx 11xx | RB3/INT3 | P2A | RE7 | P2B | P2C | P2D | | | | |
| | PIC18F6527/6622/6627/6722 Devices CCP2MX = 0: | | | | | | | | | | |
| Compatible CCP | 00xx 11xx | RB3/INT3 | RC1/T1OSI | ECCP2 | RE2 | RE1 | RE0 | | | | |
| Dual PWM | 10xx 11xx | RB3/INT3 | RC1/T1OSI | P2A | P2B | RE1 | RE0 | | | | |
| Quad PWM | x1xx 11xx | RB3/INT3 | RC1/T1OSI | P2A | P2B | P2C | P2D | | | | |
| | PIC18F8527/8622/8627/8722 Devices, CCP2MX = 1, Microcontroller mode: | | | | | | | | | | |
| Compatible CCP | 00xx 11xx | RB3/INT3 | ECCP2 | RE7 | RE2 | RE1 | RE0 | | | | |
| Dual PWM | 10xx 11xx | RB3/INT3 | P2A | RE7 | P2B | RE1 | RE0 | | | | |
| Quad PWM | x1xx 11xx | RB3/INT3 | P2A | RE7 | P2B | P2C | P2D | | | | |
| | PIC18F8527/ | 8622/8627/87 | 22 Devices, CO | CP2MX = 0, Mi | crocontroller | mode: | | | | | |
| Compatible CCP | 00xx 11xx | RB3/INT3 | RC1/T10SI | ECCP2 | RE2 | RE1 | RE0 | | | | |
| Dual PWM | 10xx 11xx | RB3/INT3 | RC1/T10SI | P2A | P2B | RE1 | RE0 | | | | |
| Quad PWM | x1xx 11xx | RB3/INT3 | RC1/T1OSI | P2A | P2B | P2C | P2D | | | | |
| PI | C18F8527/8622/8 | 3627/8722 Dev | vices, CCP2MX | (= 1, all other | Program Men | nory modes: | | | | | |
| Compatible CCP | 00xx 11xx | RB3/INT3 | ECCP2 | AD15 ⁽¹⁾ | AD10 ⁽¹⁾ | AD9 ⁽¹⁾ | AD8 ⁽¹⁾ | | | | |
| Dual PWM | 10xx 11xx | RB3/INT3 | P2A | AD15 ⁽¹⁾ | AD10/P2B ⁽¹⁾ | AD9 ⁽¹⁾ | AD8 ⁽¹⁾ | | | | |
| Quad PWM | x1xx 11xx | RB3/INT3 | P2A | AD15 ⁽¹⁾ | AD10/P2B ⁽¹⁾ | AD9/P2C ⁽¹⁾ | P2D/AD8 ⁽¹⁾ | | | | |
| PI | C18F8527/8622/8 | 3627/8722 Dev | vices, CCP2MX | (= 0, all other | Program Men | nory modes: | | | | | |
| Compatible CCP | 00xx 11xx | ECCP2 | RC1/T10SI | AD15 ⁽¹⁾ | AD10 ⁽¹⁾ | AD9 ⁽¹⁾ | AD8 ⁽¹⁾ | | | | |
| Dual PWM | 10xx 11xx | P2A | RC1/T10SI | AD15 ⁽¹⁾ | AD10/P2B ⁽¹⁾ | AD9 ⁽¹⁾ | AD8 ⁽¹⁾ | | | | |
| Quad PWM | x1xx 11xx | P2A | RC1/T10SI | AD15 ⁽¹⁾ | AD10/P2B ⁽¹⁾ | AD9/P2C ⁽¹⁾ | P2D/AD8 ⁽¹⁾ | | | | |
| logond: w - Do | ult anna Ohanda d | | | | | | | | | | |

TABLE 18-2: PIN CONFIGURATIONS FOR ECCP2

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP2 in a given mode.

Note 1: The EMB address bus width will determine whether the pin will perform an EMB or port/peripheral function.

| PIN CONFIGURATIONS FOR ECCP3 | | | | | | | | | |
|--|---|---|---|--|---|--|--|--|--|
| CCP3CON Configuration | RG0 | RE4 | RE3 | RG3 | RH5 | RH4 | | | |
| | PIC18F | 6527/6622/662 | 7/6722 Device | s: | | | | | |
| 00xx 11xx | ECCP3 | RE4 | RE3 | RG3/CCP4 | RG3/CCP4 N/A | | | | |
| 10xx 11xx | P3A | P3B | RE3 | RG3/CCP4 | N/A | N/A | | | |
| x1xx 11xx | P3A | P3B | P3C | CCP4/P3D ⁽¹⁾ | N/A | N/A | | | |
| PIC18F8527/8622/8627/8722 Devices, ECCPMX = 1, Microcontroller mode: | | | | | | | | | |
| 00xx 11xx | ECCP3 | RE4 | RE3 | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | |
| 10xx 11xx | P3A | P3B | RE3 | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | |
| x1xx 11xx | P3A | P3B | P3C | CCP4/P3D ⁽¹⁾ | RH5/AN13 | RH4/AN12 | | | |
| PIC18F8527/ | /8622/8627/87 | 22 Devices, EC | CPMX = 0, Mi | crocontroller | mode: | • | | | |
| 00xx 11xx | ECCP3 | RE4 | RE3 | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | |
| 10xx 11xx | P3A | RE4 | RE3 | RG3/CCP4 | P3B | RH4/AN12 | | | |
| x1xx 11xx | P3A | RE4 | RE3 | CCP4/P3D ⁽¹⁾ | P3B | P3C | | | |
| C18F8527/8622/ | 8627/8722 Dev | vices, ECCPM | (= 1, all other | Program Men | nory modes: | | | | |
| 00xx 11xx | ECCP3 | AD12 ⁽²⁾ | AD10 ⁽²⁾ | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | |
| 10xx 11xx | P3A | AD12/P3B ⁽²⁾ | AD10 ⁽²⁾ | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | |
| x1xx 11xx | P3A | AD12/P3B ⁽²⁾ | P3C/AD10 ⁽¹⁾ | CCP4/P3D ⁽¹⁾ | RH5/AN13 | RH4/AN12 | | | |
| C18F8527/8622/8 | 8627/8722 Dev | vices, ECCPM) | (= 0, all other | Program Men | nory modes: | • | | | |
| 00xx 11xx | ECCP3 | AD12 ⁽²⁾ | AD10 ⁽²⁾ | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | |
| 10xx 11xx | P3A | AD12 ⁽²⁾ | AD10 ⁽²⁾ | RG3/CCP4 | P3B | RH4/AN12 | | | |
| x1xx 11xx | P3A | AD12 ⁽²⁾ | AD10 ⁽²⁾ | CCP4/P3D ⁽¹⁾ | P3B | P3C | | | |
| | CCP3CON Configuration 00xx 11xx 10xx 11xx x1xx 11xx PIC18F8527 00xx 11xx 10xx 11xx x1xx 11xx PIC18F8527 00xx 11xx 10xx 11xx 10xx 11xx C18F8527/8622/2 00xx 11xx 10xx 11xx x1xx 11xx C18F8527/8622/2 00xx 11xx | CCP3CON Configuration RG0 PIC18F 00xx 11xx ECCP3 10xx 11xx P3A x1xx 11xx P3A x1xx 11xx P3A x1xx 11xx P3A PIC18F8527/8622/8627/872 00xx 11xx ECCP3 10xx 11xx P3A x1xx 11xx P3A v1xx 11xx P3A x1xx 11xx P3A PIC18F8527/8622/8627/872 00xx 11xx ECCP3 10xx 11xx P3A x1xx 11xx P3A C18F8527/8622/8627/8722 Dev 00xx 11xx ECCP3 10xx 11xx P3A x1xx 11xx P3A C18F8527/8622/8627/8722 Dev 00xx 11xx ECCP3 10xx 11xx P3A x1xx 11xx P3A C18F8527/8622/8627/8722 Dev 00xx 11xx ECCP3 10xx 11xx P3A X1xx 11xx P3A | CCP3CON Configuration RG0 RE4 PIC18F6527/6622/662 00xx 11xx ECCP3 RE4 10xx 11xx P3A P3B x1xx 11xx P3A P3B PIC18F8527/8622/8627/8722 Devices, EC 00xx 11xx ECCP3 RE4 10xx 11xx P3A P3B PIC18F8527/8622/8627/8722 Devices, EC 00xx 11xx P3A P3B x1xx 11xx P3A P3B PIC18F8527/8622/8627/8722 Devices, EC 00xx 11xx ECCP3 RE4 10xx 11xx P3A RE4 00xx 11xx ECCP3 AD12/P3B ⁽²⁾ 10xx 11xx P3A AD12/P3B ⁽²⁾ C18F8527/8622/8627/8722 Devices, ECCPM) 00xx 11xx ECCP3 AD12 ⁽²⁾ 00xx 11xx ECCP3 AD12 ⁽² | CCP3CON Configuration RG0 RE4 RE3 PIC18F6527/6622/6627/6722 Device 00xx 11xx ECCP3 RE4 RE3 10xx 11xx P3A P3B RE3 x1xx 11xx P3A P3B P3C PIC18F8527/8622/8627/8722 Devices, ECCPMX = 1, Mi 00xx 11xx ECCP3 RE4 RE3 10xx 11xx P3A P3B RE3 10xx 11xx P3A P3B RE3 10xx 11xx P3A P3B RE3 10xx 11xx P3A P3B RE3 10xx 11xx P3A P3B RE3 10xx 11xx P3A P3B P3C PIC18F8527/8622/8627/8722 Devices, ECCPMX = 0, Mi 00xx 11xx P3A RE4 RE3 10xx 11xx P3A RE4 RE3 10xx 11xx P3A RE4 RE3 10xx 11xx P3A RE4 RE3 10xx 11xx P3A RE4 RE3 10xx 11xx P3A AD12(P3) AD10(2) AD10(2) 10(2) | CCP3CON Configuration RG0 RE4 RE3 RG3 PIC18F6527/6622/6627/6722 Devices: 00xx 11xx ECCP3 RE4 RE3 RG3/CCP4 10xx 11xx P3A P3B RE3 RG3/CCP4 10xx 11xx P3A P3B RE3 RG3/CCP4 x1xx 11xx P3A P3B P3C CCP4/P3D ⁽¹⁾ PIC18F8527/8622/8627/8722 Devices, ECCPMX = 1, Microcontroller 00xx 11xx ECCP3 RE4 RE3 RG3/CCP4 10xx 11xx P3A P3B RE3 RG3/CCP4 10xx 11xx P3A P3B RE3 RG3/CCP4 x1xx 11xx P3A P3B P3C CCP4/P3D ⁽¹⁾ PIC18F8527/8622/8627/8722 Devices, ECCPMX = 0, Microcontroller 00xx 11xx ECCP3 RE4 RE3 RG3/CCP4 x1xx 11xx P3A RE4 RE3 RG3/CCP4 10xx 11xx P3A RE4 RE3 RG3/CCP4 x1xx 11xx P3A RE4 RE3 <td>CCP3CON Configuration RG0 RE4 RE3 RG3 RH5 PIC18F6527/6622/6627/6722 Devices: 00xx 11xx ECCP3 RE4 RE3 RG3/CCP4 N/A 10xx 11xx P3A P3B RE3 RG3/CCP4 N/A 10xx 11xx P3A P3B RE3 RG3/CCP4 N/A x1xx 11xx P3A P3B RE3 RG3/CCP4 N/A plC18F8527/8622/8627/8722 Devices, ECCPMX = 1, Microcontroller mode: 00xx 11xx ECCP3 RE4 RE3 RG3/CCP4 RH5/AN13 10xx 11xx P3A P3B RE3 RG3/CCP4 RH5/AN13 10xx 11xx P3A P3B P3C CCP4/P3D⁽¹⁾ RH5/AN13 x1xx 11xx P3A P3B P3C CCP4/P3D⁽¹⁾ RH5/AN13 10xx 11xx P3A RE4 RE3 RG3/CCP4 RH5/AN13 10xx 11xx P3A RE4 RE3 RG3/CCP4 P3B x1xx 11xx P3A RE4 RE3 RG</td> | CCP3CON Configuration RG0 RE4 RE3 RG3 RH5 PIC18F6527/6622/6627/6722 Devices: 00xx 11xx ECCP3 RE4 RE3 RG3/CCP4 N/A 10xx 11xx P3A P3B RE3 RG3/CCP4 N/A 10xx 11xx P3A P3B RE3 RG3/CCP4 N/A x1xx 11xx P3A P3B RE3 RG3/CCP4 N/A plC18F8527/8622/8627/8722 Devices, ECCPMX = 1, Microcontroller mode: 00xx 11xx ECCP3 RE4 RE3 RG3/CCP4 RH5/AN13 10xx 11xx P3A P3B RE3 RG3/CCP4 RH5/AN13 10xx 11xx P3A P3B P3C CCP4/P3D ⁽¹⁾ RH5/AN13 x1xx 11xx P3A P3B P3C CCP4/P3D ⁽¹⁾ RH5/AN13 10xx 11xx P3A RE4 RE3 RG3/CCP4 RH5/AN13 10xx 11xx P3A RE4 RE3 RG3/CCP4 P3B x1xx 11xx P3A RE4 RE3 RG | | | |

TABLE 18-3: PIN CONFIGURATIONS FOR ECCP3

Legend: x = Don't care, N/A = Not available. Shaded cells indicate pin assignments not used by ECCP3 in a given mode.

Note 1: With ECCP3 in Quad PWM mode, the CCP4 module's output overrides P3D.

2: The EMB address bus width will determine whether the pin will perform an EMB or port/peripheral function.

18.1.3 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP modules can utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode. Additional details on timer resources are provided in Section 17.1.1 "CCP Modules and Timer Resources".

18.2 Capture and Compare Modes

With the exception of the special event trigger discussed below, the Capture and Compare modes of the ECCP modules are identical in operation to that of CCP4. These are discussed in detail in Section 17.2 "Capture Mode" and Section 17.3 "Compare Mode".

18.2.1 SPECIAL EVENT TRIGGER

The special event trigger output of ECCPx resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPRx registers to effectively be 16-bit programmable period registers for Timer1 or Timer3.

18.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode as described in **Section 17.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode as in Tables 18-1 through 18-3.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 17.4.3 "Setup for PWM Operation" or Section 18.4.9 "Setup for PWM Operation". The latter is more generic, but will work for either single or multi-output PWM.

18.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated PxA through PxD. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the PxM1:PxM0 and CCPxM3:CCPxM0 bits of the CCPxCON register (CCPxCON<7:6> and CCPxCON<3:0>, respectively). For the sake of clarity, Enhanced PWM mode operation is described generically throughout this section with respect to ECCP1 and TMR2 modules. Control register names are presented in terms of ECCP1. All three Enhanced modules, as well as the two timer resources, can be used interchangeably and function identically. TMR2 or TMR4 can be selected for PWM operation by selecting the proper bits in T3CON.

Figure 18-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

18.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation:


EQUATION 18-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The ECCP1 pin is set (if PWM duty cycle = 0%, the ECCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 14.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.





18.4.2 PWM DUTY CYCLE


The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the equation:

EQUATION 18-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register. The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the ECCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 18-3:



Note: If the PWM duty cycle value is longer than the PWM period, the ECCP1 pin will not be cleared.

| TABLE 18-4: | EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz |
|-------------|---|
|-------------|---|

| PWM Frequency | 2.44 kHz | 9.77 kHz | 39.06 kHz | 156.25 kHz | 312.50 kHz | 416.67 kHz |
|----------------------------|----------|----------|-----------|------------|------------|------------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | FFh | FFh | FFh | 3Fh | 1Fh | 17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.58 |

18.4.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- · Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 18.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 18-2.

FIGURE 18-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE) 0 PR2 + 1 Duty CCP1CON<7:6> SIGNAL Cycle Period P1A Modulated (Single Output) 00 Delay⁽¹⁾ Delay(1) P1A Modulated *** - -**(Half-Bridge) 10 P1B Modulated P1A Active P1B Inactive (Full-Bridge, 01 Forward) P1C Inactive P1D Modulated P1A Inactive P1B Modulated (Full-Bridge, 11 Reverse) P1C Active P1D Inactive **Relationships:**

- Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)
- Duty Cycle = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)
- Delay = 4 * Tosc * (ECCP1DEL<6:0>)
- Note 1: Dead-band delay is programmed using the ECCP1DEL register (Section 18.4.6 "Programmable Dead-Band Delay").

| | | | | 1 1 1 | |
|----|---------------------------|---------------|----------------------|-----------------------------------|------------------|
| 00 | (Single Output) | P1A Modulated | _ <u> </u> | | |
| | | P1A Modulated | | →→ Delay ⁽¹⁾ | i |
| 10 | (Half-Bridge) | P1B Modulated | Delay ⁽¹⁾ | | |
| | (Full-Bridge, Forward) | P1A Active | _ | - | - - - - |
| 01 | | P1B Inactive | | | |
| υı | | P1C Inactive | _ <u> </u> | | |
| | | P1D Modulated | | İ | 1 1 1 |
| | | P1A Inactive | | | |
| 11 | (Full-Bridge, | P1B Modulated | | | |
| | Reverse) | P1C Active | | | 1 1 1 |
| | | P1D Inactive | | | |
| | ationships: | | · | | |

FIGURE 18-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

Dead-Band Delay").

18.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 18-4). This mode can be used for half-bridge applications, as shown in Figure 18-5, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, P1DC6:P1DC0 sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 18.4.6** "**Programmable Dead-Band Delay**" for more details on dead-band delay operations.

The P1A and P1B outputs are multiplexed with the PORTC<2> and PORTE<6> data latches. Alternatively, P1B can be assigned to PORTH<7> by programming the ECCPMX configuration bit to '0'. See Table 18-1, Table 18-2 and Table 18-3 for more information. The associated TRIS bit must be cleared to configure P1A and P1B as outputs.









FIGURE 18-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



18.4.5 FULL-BRIDGE MODE


In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 18-6. P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2>, PORTE<6:5> and PORTG<4> data latches. Alternatively, P1B and P1C can be assigned to PORTH<7> and PORTH<6>, respectively, by programming the ECCPMX configuration bit to '0'. See Table 18-1, Table 18-2 and Table 18-3 for more information. The associated bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.





PIC18F8722 FAMILY





18.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows users to control the forward/ reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc * (Timer2 Prescale Value)) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPSx bit (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 18-8.

Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 18-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices QC and QD (see Figure 18-7) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:


- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.









18.4.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 18-4 for illustration. The lower seven bits of the ECCP1DEL register (Register 18-2) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

18.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the two comparator modules or the FLT0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a digital signal on the FLT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCP1AS2:ECCP1AS0 bits (ECCP1AS<6:4>).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSS1AC1:PSS1AC0 and PSS1BD1:PSS1BD0 bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCP1ASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCP1ASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCP1ASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCP1ASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCP1ASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCP1ASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCP1ASE bit is disabled while a shutdown condition is active.

REGISTER 18-2: ECCPxDEL: ENHANCED PWM CONFIGURATION REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| PxRSEN | PxDC6 | PxDC5 | PxDC4 | PxDC3 | PxDC2 | PxDC1 | PxDC0 |
| bit 7 | | | | | | | bit 0 |

bit 7 PxRSEN: PWM Restart Enable bit

- 1 = Upon auto-shutdown, the ECCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically
- Upon auto-shutdown, the ECCPxASE bit must be cleared in software to restart the PWM
 PxDC6:PxDC0: PWM Delay Count bits

Delay time, in number of Fosc/4 (4 * Tosc) cycles, between the scheduled and actual time for a PWM signal to transition to active.

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 6-0

| REGISTER 18-3: | ECCPxAS: ENHANCED CCP AUTO-SHUTDOWN CONTROL REGISTER | | | | | | | | |
|---|---|----------|----------|-----------|-----------|-------------|---------------|---------|--|
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | ECCPxASE | ECCPxAS2 | ECCPxAS1 | ECCPxAS0 | PSSxAC1 | PSSxAC0 | PSSxBD1 | PSSxBD0 | |
| | bit 7 | | | | | | | bit 0 | |
| bit 7 | ECCPxASE: ECCP Auto-Shutdown Event Status bit | | | | | | | | |
| | 0 = ECCP outputs are operating 1 = A shutdown event has occurred; ECCP outputs are in shutdown state | | | | | | | | |
| bit 6-4 | ECCPxAS2:ECCPxAS0: ECCP Auto-Shutdown Source Select bits | | | | | | | | |
| | 000 = Auto-shutdown is disabled 001 = Comparator 1 output 010 = Comparator 2 output 011 = Either Comparator 1 or 2 100 = FLT0 101 = FLT0 or Comparator 1 110 = FLT0 or Comparator 2 111 = FLT0 or Comparator 1 or Comparator 2 | | | | | | | | |
| bit 3-2 PSSxAC1:PSSxAC0: Pins A and C Shutdown State Control bits 00 = Drive pins A and C to '0' 01 = Drive pins A and C to '1' 1x = Pins A and C tri-state | | | | | | | | | |
| bit 1-0 | PSSxBD1:PSSxBD0: Pins B and D Shutdown State Control bits | | | | | | | | |
| | 00 = Drive pins B and D to '0' 01 = Drive pins B and D to '1' 1x = Pins B and D tri-state | | | | | | | | |
| | Legend: | | | | | | | | |
| | R = Readab | ole bit | W = Wri | table bit | U = Unimp | lemented bi | it, read as ' | 0' | |

| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
|-------------------|------------------|----------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

18.4.7.1 Auto-Shutdown and Automatic Restart

The Auto-Shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the P1RSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with P1RSEN = 1 (Figure 18-10), the ECCP1ASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If P1RSEN = 0 (Figure 18-11), once a shutdown condition occurs, the ECCP1ASE bit will remain set until it is cleared by firmware. Once ECCP1ASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

| Note: | Writing to the ECCP1ASE bit is disabled |
|-------|---|
| | while a shutdown condition is active. |

Independent of the P1RSEN bit setting, if the auto-shutdown source is one of the comparators, the shutdown condition is a level. The ECCP1ASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCP1ASE bit.

18.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP1 module may cause damage to the application circuit. The ECCP1 module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 18-10: PWM AUTO-SHUTDOWN (P1RSEN = 1, AUTO-RESTART ENABLED)





FIGURE 18-11: PWM AUTO-SHUTDOWN (P1RSEN = 0, AUTO-RESTART DISABLED)



18.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation using Timer2:

- 1. Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- 3. If auto-shutdown is required do the following:
 - Disable auto-shutdown (ECCP1AS = 0)
 - Configure source (FLT0, Comparator 1 or Comparator 2)
 - Wait for non-shutdown condition
- 4. Configure the ECCP1 module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 5. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 6. For Half-Bridge Output mode, set the dead-band delay by loading ECCP1DEL<6:0> with the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCP1AS register:
 - Select the auto-shutdown sources using the ECCP1AS2:ECCP1AS0 bits.
 - Select the shutdown states of the PWM output pins using the PSS1AC1:PSS1AC0 and PSS1BD1:PSS1BD0 bits.
 - Set the ECCP1ASE bit (ECCP1AS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.
- 8. If auto-restart operation is required, set the P1RSEN bit (ECCP1DEL<7>).
- 9. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 10. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRn overflows (TMRnIF bit is set).
 - Enable the ECCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
 - Clear the ECCP1ASE bit (ECCP1AS<7>).

18.4.10 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 or Timer4 will not increment and the state of the module will not change. If the ECCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP1 module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2 or Timer4. Other power-managed mode clocks will most likely be different than the primary clock frequency.

18.4.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP1 will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

18.4.11 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

PIC18F8722 FAMILY

| TABLE 18-5 | : REGIS | | OCIATED | WITHECC | | S AND | | | |
|-------------------------|--------------|---------------|------------|---------------|----------|---------|---------|---------|----------------------------|
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INTOIF | RBIF | 57 |
| RCON | IPEN | SBOREN | _ | RI | TO | PD | POR | BOR | 58 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 60 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 60 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 60 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 60 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 60 |
| TRISG | — | — | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 |
| TRISH ⁽²⁾ | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 60 |
| TMR1L | Timer1 Regi | ster Low Byte | 9 | | | | | • | 58 |
| TMR1H | Timer1 Regi | ster High Byt | е | | | | | | 58 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 58 |
| TMR2 | Timer2 Regi | ster | | | | | | | 58 |
| T2CON | — | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 58 |
| PR2 | Timer2 Peric | d Register | | | • | | | | 58 |
| TMR3L | Timer3 Regi | ster Low Byte | 9 | | | | | | 59 |
| TMR3H | Timer3 Regi | ster High Byt | е | | | | | | 59 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 59 |
| TMR4 | Timer4 Regi | ster | | | • | | | | 61 |
| T4CON | _ | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 | 61 |
| PR4 | Timer4 Peric | d Register | | | | | | | 61 |
| CCPRxL ⁽¹⁾ | Enhanced C | apture/Comp | are/PWM Re | gister x Low | Byte | | | | 59, 61 |
| CCPRxH ⁽¹⁾ | Enhanced C | apture/Comp | are/PWM Re | gister x High | Byte | | | | 59, 61 |
| CCPxCON ⁽¹⁾ | PxM1 | PxM0 | DCxB1 | DCxB0 | CCPxM3 | CCPxM2 | CCPxM1 | CCPxM0 | 59 |
| ECCPxAS ⁽¹⁾ | ECCPxASE | ECCPxAS2 | ECCPxAS1 | ECCPxAS0 | PSSxAC1 | PSSxAC0 | PSSxBD1 | PSSxBD0 | 59, 61 |
| ECCPxDEL ⁽¹⁾ | PxRSEN | PxDC6 | PxDC5 | PxDC4 | PxDC3 | PxDC2 | PxDC1 | PxDC0 | 61 |
| | | | | | | | - | | |

TABLE 18-5: REGISTERS ASSOCIATED WITH ECCP MODULES AND TIMER1 TO TIMER4

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: Generic term for all of the identical registers of this name for all Enhanced CCP modules, where 'x' identifies the individual module (ECCP1, ECCP2 or ECCP3). Bit assignments and Reset values for all registers of the same generic name are identical.

2: This register is not implemented on PIC18F6527/6622/6627/6722 devices.

19.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

19.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI[™])
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

All members of the PIC18F8722 family have two MSSP modules, designated as MSSP1 and MSSP2. Each module operates independently of the other.

| Note: | Throughout this section, generic refer- ences to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names and module I/O signals use the generic designator 'x' to indicate the use of a numeral to distinguish |
|-------|--|
| | a particular module when required. Control bit names are not individuated. |

19.2 Control Registers

Each MSSP module has three associated control registers. These include a status register (SSPxSTAT) and two control registers (SSPxCON1 and SSPxCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I²C mode.

Additional details are provided under the individual sections.

Note: In devices with more than one MSSP module, it is very important to pay close attention to SSPCON register names. SSP1CON1 and SSP1CON2 control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.

19.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDOx) RC5/SDO1 or RD4/SDO2
- Serial Data In (SDIx) RC4/SDI1/SDA1 or RD5/SDI2/SDA2
- Serial Clock (SCKx) RC3/SCK1/SCL1 or RD6/SCK2/SCL2


Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SSx) – RF7/SS1 or RD7/SS2

Figure 19-1 shows the block diagram of the MSSP module when operating in SPI mode.



MSSP BLOCK DIAGRAM (SPI™ MODE)



19.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPxCON1)
- MSSP Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSP Shift Register (SSPxSR) Not directly accessible

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write. SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

REGISTER 19-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI™ MODE)

| | | | | | • | | | | |
|--------|---|------------------------------|----------------|--------------|--------------|--------------|---------------|--------|--|
| | R/W-0 | R/W-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
| | SMP | CKE | D/A | Р | S | R/W | UA | BF | |
| | bit 7 | | | | | | | bit 0 | |
| | | | | | | | | | |
| bit 7 | SMP: Sam | ole bit | | | | | | | |
| | SPI Master | | | | | | | | |
| | | ata sampled ata sampled | | | | | | | |
| | SPI Slave r | | at midule of | i uala uulpu | | | | | |
| | SMP must be cleared when SPI is used in Slave mode. | | | | | | | | |
| bit 6 | CKE: SPI (| Clock Select | bit | | | | | | |
| | | it occurs on | | | | | | | |
| | 0 = Transm | it occurs on | | | | | | | |
| | Note: | Polarity of c | clock state is | set by the | CKP bit (SS | PxCON1<4: | >). | | |
| bit 5 | D/A: Data/ | Address bit | | | | | | | |
| | Used in I ² C | mode only. | | | | | | | |
| bit 4 | P: Stop bit | | | | | | | | |
| | | mode only. | This bit is c | leared wher | the MSSP | module is di | sabled, SSI | PEN is | |
| | cleared. | | | | | | | | |
| bit 3 | S: Start bit | | | | | | | | |
| 1.11.0 | | mode only. | | | | | | | |
| bit 2 | | Write Inform | nation bit | | | | | | |
| 6.14 A | | mode only. | | | | | | | |
| bit 1 | • | e Address bi mode only. | t | | | | | | |
| hit O | | • | it (Dessive) | mada anlu) | | | | | |
| bit 0 | | Full Status b e complete, | | | | | | | |
| | | e not complete, | | | | | | | |
| | | | , | | | | | | |
| | Legend: | | | | | | | | |
| | R = Readal | ole bit | W = Writab | le bit | U = Unimp | lemented bi | t, read as '0 | , | |
| | -n = Value a | at POR | '1' = Bit is s | set | '0' = Bit is | | x = Bit is u | | |
| | 1 | | | | | | | | |

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

| | R/W-0 SSPOV | R/W-0 SSPEN | R/W-0 CKP | R/W-0 SSPM3 | R/W-0 SSPM2 | R/W-0 SSPM1 | R/W-0 SSPM0 | | |
|---|--|--|---|---|--|---|---|--|--|
| bit 7 WCOL: W | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | | |
| WCOL: W | | | | | | | | | |
| | | | | | | | bit 0 | | |
| WCOL: Write Collision Detect bit 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision | | | | | | | | | |
| SSPOV: R | eceive Overf | low Indicato | r bit | | | | | | |
| 1 = A new of ove must r cleare | 1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. The user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). | | | | | | | | |
| Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register. | | | | | | | | | |
| SSPEN: Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins 0 = Disables serial port and configures these pins as I/O port pins | | | | | | | | | |
| Note: | When enab | led, these p | ins must be | properly cor | figured as i | nput or outp | out. | | |
| 1 = Idle sta | ate for clock is | s a high leve | | | | | | | |
| SSPM3:S | SPM0: Synch | ronous Seri | al Port Mode | e Select bits | | | | | |
| 0101 = SP 0100 = SF 0011 = SF 0010 = SF 0001 = SF | 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx can be used as I/O pin 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 | | | | | | | | |
| Note: | | | ecifically list | ed here are | either reser | rved or impl | emented in | | |
| | SPI Slave 1 = A new of ove must r cleare 0 = No ove Note: SSPEN: S 1 = Enable 0 = Disable Note: CKP: Cloc 1 = Idle sta 0 = Idle sta SSPM3:SS 0101 = SP 0100 = SF 0001 = SF 0000 = SF | SPI Slave mode: 1 = A new byte is received of overflow, the data must read the SSP cleared in software) 0 = No overflow Note: In Master of transmission SSPEN: Synchronous S 1 = Enables serial port at the series at the serial port at the series at the serie | SPI Slave mode: 1 = A new byte is received while the of overflow, the data in SSPxSI must read the SSPxBUF, even cleared in software). 0 = No overflow Note: In Master mode, the transmission) is initiated SSPEN: Synchronous Serial Port E 1 = Enables serial port and configure 0 = Disables serial port and configure Note: When enabled, these p CKP: Clock Polarity Select bit 1 = Idle state for clock is a high leve 0 = Idle state for clock is a low leve SSPM3:SSPM0: Synchronous Serial 0101 = SPI Slave mode, clock = SC 0100 = SPI Master mode, clock = F 0001 = SPI Master mode, clock = F | 1 = A new byte is received while the SSPxBUF r of overflow, the data in SSPxSR is lost. Over must read the SSPxBUF, even if only transfer cleared in software). 0 = No overflow Note: In Master mode, the overflow bit transmission) is initiated by writing the SSPEN: Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCKx, S 0 = Disables serial port and configures these pin Note: When enabled, these pins must be CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level SSPM3:SSPM0: Synchronous Serial Port Mode 0101 = SPI Slave mode, clock = SCKx pin, SSX 01100 = SPI Master mode, clock = TMR2 output 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 Note: Bit combinations not specifically list | SPI Slave mode: 1 = A new byte is received while the SSPxBUF register is stion overflow, the data in SSPxSR is lost. Overflow can ownust read the SSPxBUF, even if only transmitting data, cleared in software). 0 = No overflow Note: In Master mode, the overflow bit is not set transmission) is initiated by writing to the SSPxB SSPEN: Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCKx, SDOx, SDIx at 0 = Disables serial port and configures these pins as I/O por Note: When enabled, these pins must be properly control CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control di 0100 = SPI Master mode, clock = FOSC/64 0001 = SPI Master mode, clock = FOSC/64 0001 = SPI Master mode, clock = FOSC/16 0000 = SPI Master mode, clock = FOSC/4 Note: Bit combinations not specifically listed here are | SPI Slave mode: 1 = A new byte is received while the SSPxBUF register is still holding the of overflow, the data in SSPxSR is lost. Overflow can only occur in must read the SSPxBUF, even if only transmitting data, to avoid se cleared in software). 0 = No overflow Note: In Master mode, the overflow bit is not set since each transmission) is initiated by writing to the SSPxBUF register SSPEN: Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as 0 = Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as in CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx 0101 = SPI Master mode, clock = TMR2 output/2 010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 Note: Bit combinations not specifically listed here are either reset | SPI Slave mode: 1 = A new byte is received while the SSPxBUF register is still holding the previous d of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mod must read the SSPxBUF, even if only transmitting data, to avoid setting overfloc cleared in software). 0 = No overflow Note: In Master mode, the overflow bit is not set since each new recent transmission) is initiated by writing to the SSPxBUF register. SSPEN: Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as serial port properties as a serial port property configured as input or outperties. Note: When enabled, these pins must be properly configured as input or outperties. CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx can be use 0101 = SPI Slave mode, clock = TMR2 output/2 010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 Note: Bit combinations not specifically listed here are either reserved or implanted as a seried or implanted or specifically listed here are either reserved or implanted or specifically listed here are either reserved or implanted or specifically listed here are either reserved or implanted or specifically listed here are either reserved or implanted or specifically listed here are either reserved or implanted or specifically listed here are either reserved or implanted or specifically listed here are either reserved or implanted or specifically listed here are either reserved or implanted or specifically listed here are either reserved or implanted provement or specifically listed here are either reserved or implanted provement or specifically listed here are | | |

| REGISTER 19-2: | SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI™ MODE) | |
|----------------|--|--|
|----------------|--|--|

© 2004 Microchip Technology Inc.

R = Readable bit

-n = Value at POR

W = Writable bit

'1' = Bit is set

19.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

Each MSSP module consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full detect bit, BF (SSPxSTAT<0>) and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit, WCOL (SSPxCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPxBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF (SSPxSTAT<0>), indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 19-1 shows the loading of the SSPxBUF (SSPxSR) for data transmission.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various status conditions.

EXAMPLE 19-1: LOADING THE SSP1BUF (SSP1SR) REGISTER

| LOOP | BTFSS | SSP1STAT, BF | ;Has data been received (transmit complete)? |
|------|-------|--------------|--|
| | BRA | LOOP | ;No |
| | MOVF | SSP1BUF, W | ;WREG reg = contents of SSP1BUF |
| | MOVWF | RXDATA | ;Save in user RAM, if data is meaningful |
| | MOVF | TXDATA, W | ;W reg = contents of TXDATA |
| | MOVWF | SSP1BUF | ;New data to xmit |

19.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDIx is automatically controlled by the SPI module
- SDOx must have the TRISC<5> or TRISD<4> bit cleared
- SCKx (Master mode) must have the TRISC<3> or TRISD<6>bit cleared
- SCKx (Slave mode) must have the TRISC<3> or TRISD<6> bit set
- SSx must have the TRISF<7> or TRISD<7> bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

19.3.4 TYPICAL CONNECTION

Figure 19-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

FIGURE 19-2: SPI™ MASTER/SLAVE CONNECTION



19.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 1, Figure 19-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This then, would give waveforms for SPI communication as

shown in Figure 19-3, Figure 19-5 and Figure 19-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 19-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.




FIGURE 19-3: SPI™ MODE WAVEFORM (MASTER MODE)

19.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device can be configured to wake-up from Sleep.

19.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with the \overline{SSx} pin control enabled (SSPxCON1<3:0> = 04h). When the \overline{SSx} pin is low, transmission and reception are enabled and the SDOx pin is driven. When the \overline{SSx} pin goes high, the SDOx pin is no longer driven, even if in the middle of a

transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


| Note 1: | When | the | SPI | is | in | Slave | mode |
|---------|--------|---------|-----------|------|-------|-----------|---------|
| | | | | | | | nabled |
| | (SSPx | CON1 | <3:0> | = 0 | 100 |), the | SPI |
| | module | will re | eset if t | he S | SSx p | in is set | to VDD. |
| | | | | | | | |

2: If the SPI is used in Slave mode with CKE set, then the SSx pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDOx pin can be connected to the SDIx pin. When the SPI needs to operate as a receiver, the SDOx pin can be configured as an input. This disables transmissions from the SDOx. The SDIx can always be left as an input (SDI function) since it cannot create a bus conflict.





PIC18F8722 FAMILY





FIGURE 19-5: SPI[™] MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

FIGURE 19-6: SPI[™] MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



19.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of the Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock can be from the primary clock source, the secondary clock (Timer1 oscillator) or the INTOSC source. See Section 2.7 "Clock Sources and Oscillator Switching" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

19.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

19.3.10 BUS MODE COMPATIBILITY

Table 19-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

| TABLE 19-1: | SPI™ BUS MODES |
|-------------|----------------|
| | |

| Standard SPI™ | Control Bits State | | | |
|------------------|--------------------|-----|--|--|
| Mode Terminology | СКР | CKE | | |
| 0, 0 | 0 | 1 | | |
| 0, 1 | 0 | 0 | | |
| 1, 0 | 1 | 1 | | |
| 1, 1 | 1 | 0 | | |

There is also an SMP bit which controls when the data is sampled.

19.3.11 SPI CLOCK SPEED AND MODULE INTERACTIONS

Because MSSP1 and MSSP2 are independent modules, they can operate simultaneously at different data rates. Setting the SSPM3:SSPM0 bits of the SSPxCON register determines the rate for the corresponding module.

An exception is when both modules use Timer2 as a time base in Master mode. In this instance, any changes to the Timer2 module's operation will affect both MSSP modules equally. If different bit rates are required for each module, the user should select one of the other three time base options for one of the modules.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------|------------|--------------|-------------|---------------|--------|--------|---------------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 60 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 60 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 60 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 60 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 60 |
| TMR2 | Timer2 Reg | gister | | | | | | | 58 |
| PR2 | Timer2 Per | iod Register | | | | | | | 58 |
| SSP1BUF | MSSP1 Re | ceive Buffer | /Transmit R | egister | | | | | 58 |
| SSP1CON1 | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 58 |
| SSP1STAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 58 |
| SSP2BUF | MSSP2 Re | ceive Buffer | /Transmit R | egister | | • | | • | 61 |
| SSP2CON1 | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 61 |
| SSP2STAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 61 |

TABLE 19-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP module in SPI[™] mode.


19.4 I²C Mode

The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCLx) RC3/SCK1/SCL1 or RD6/SCK2/SCL2
- Serial data (SDAx) RC4/SDI1/SDA1 or RD5/SDI2/SDA2

The user must configure these pins as inputs by setting the associated TRIS bits.



19.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPxCON1)
- MSSP Control Register 2 (SSPxCON2)
- MSSP Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSP Shift Register (SSPxSR) Not directly accessible
- MSSP Address Register (SSPxADD)

SSPxCON1, SSPxCON2 and SSPxSTAT are the control and status registers in I²C mode operation. The SSPxCON1 and SSPxCON2 registers are readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

SSPxADD register holds the slave device address when the MSSP is configured in I²C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPxADD act as the Baud Rate Generator reload value.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

| | R/W-0 | R/W-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
|-------|---|--|---------------|------------|--------------|-------------------|---------------|-------|--|
| | SMP | CKE | D/A | Р | S | R/W | UA | BF | |
| | bit 7 | 1 | 4 | | | - | | bit 0 | |
| bit 7 | SMP: Slev | v Rate Contr | rol bit | | | | | | |
| | | or Slave mo | | | | | | | |
| | | rate control or rate contrate control or rate control or rate control or rate control o | | | | (100 kHz and kHz) | d 1 MHz) | | |
| bit 6 | CKE: SME | Bus Select bi | it | | | | | | |
| | 1 = Enable | or Slave mod SMBus spe e SMBus sp | ecific inputs | | | | | | |
| bit 5 | D/A: Data | Address bit | | | | | | | |
| | <u>In Master</u> Reserved. | | | | | | | | |
| | In Slave m | ode: | | | | | | | |
| | | es that the lates that the lates that the lates | | | | | | | |
| bit 4 | P: Stop bit | | | | | | | | |
| | 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last | | | | | | | | |
| | Note: | This bit is o | cleared on R | eset and w | hen SSPEN | l is cleared. | | | |
| bit 3 | S: Start bit | | | | | | | | |
| bit o | 1 = Indicat | es that a Statit was not de | | en detecte | d last | | | | |
| | Note: This bit is cleared on Reset and when SSPEN is cleared. | | | | | | | | |
| bit 2 | R/W: Read/Write Information bit | | | | | | | | |
| | In Slave mode: | | | | | | | | |
| | 1 = Read | | | | | | | | |
| | 0 = Write Note: This hit holds the $P(\overline{M})$ hit information following the last address match. This hit is | | | | | | | | |
| | Note: This bit holds the R/\overline{W} bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not \overline{ACK} bit. | | | | | | | | |
| | In Master | | | | | | | | |
| | 1 = Transmit is in progress0 = Transmit is not in progress | | | | | | | | |
| | Note: | Note: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode. | | | | | | | |
| bit 1 | UA: Update Address bit (10-bit Slave mode only) | | | | | | | | |
| | | es that the ι ss does not ι | | | e address in | the SSPxAE | D register | | |
| bit 0 | BF: Buffer | Full Status I | bit | | | | | | |
| | In Transmit mode: 1 = SSPxBUF is full 0 = SSPxBUF is empty | | | | | | | | |
| | In Receive mode: | | | | | | | | |
| | 1 = SSPxBUF is full (does not include the \overline{ACK} and Stop bits) 0 = SSPxBUF is empty (does not include the ACK and Stop bits) | | | | | | | | |
| | Legend: | | | | | | | | |
| | R = Reada | able bit | W = Writat | ole bit | U = Unim | plemented bi | t read as 'O' | , | |
| | | | | | - | | | | |

-n = Value at POR

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------|---|------------------|----------------|-----------------|----------------|--------------|-------------------------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |
| WCOL: | Write Collision | Detect bit | | | | | |
| | r Transmit mo | | | | | | |
| 1 = A w | rite to the SSP | xBUF regist | | | | ditions were | not valid for |
| | ansmission to | be started (n | nust be clea | red in softwa | are) | | |
| 0 = No | Transmit mod | <u>.</u> | | | | | |
| | SSPxBUF re | | ten while it | is still transr | mitting the r | previous wo | rd (must be |
| | red in softwar | | | | | | - (|
| 0 = No | | | | | | | |
| | <u>ve mode (Mas</u> "don't care" b | | <u>modes):</u> | | | | |
| SSPOV | Receive Over | flow Indicate | or bit | | | | |
| | ve mode: | | | | | | |
| | /te is received | | SPxBUF re | gister is still | holding the | previous by | te (must be |
| 0 = No | red in softwar overflow | -) | | | | | |
| In Trans | mit mode: | | | | | | |
| This is a | "don't care" b | it in Transmi | t mode. | | | | |
| | Synchronous | | | | | | |
| | bles the serial bles serial por | | | | | the serial p | ort pins |
| Note: | When enal | oled, the SD | Ax and SCL | x pins must | be configur | ed as input. | |
| CKP: S | CKx Release C | Control bit | | | | | |
| In Slave | | | | | | | |
| | ase clock s clock low (cl | ock stratch) | used to en | auro data sol | tun timo | | |
| In Maste | - | | | | | | |
| | in this mode. | | | | | | |
| SSPM3: | SSPM0: Sync | hronous Ser | ial Port Mod | le Select bits | 3 | | |
| | ² C Slave mod | | | | | | |
| | ² C Slave mod | | | • | bit interrupts | s enabled | |
| | ² C Firmware (² C Master mo | | | | ()) | | |
| 0111 = | ² C Slave mod | e, 10-bit add | dress | - | // | | |
| | ² C Slave mod | | | | | | |
| Bit comb | inations not sp | ecifically liste | d here are ei | ther reserved | d or impleme | nted in SPI™ | ⁴ mode only. |
| Legend | | | | | | | |
| | | | | | | | |

REGISTER 19-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C[™] MODE)

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

| R 19-5: | SSPxCON | 2: MSSPx | CONTROL | REGISTER | 2 (I ² C™ I | NODE) | | | | |
|---------|--------------------------|---|----------------|---------------------------|------------------------|--------------------|---------------------|--------------------|--|--|
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | GCEN | ACKSTAT | ACKDT | ACKEN ⁽¹⁾ | RCEN ⁽¹⁾ | PEN ⁽¹⁾ | RSEN ⁽¹⁾ | SEN ⁽¹⁾ | | |
| | bit 7 | | | | | | | bit 0 | | |
| bit 7 | GCEN: Ge | neral Call En | able bit (Sla | ve mode only |) | | | | | |
| | | interrupt whe | | call address | (0000h) is r | eceived in | the SSPxSI | २ | | |
| bit 6 | ACKSTAT: | Acknowledge | e Status bit (| Master Trans | smit mode o | nly) | | | | |
| | | wledge was n wledge was re | | | | | | | | |
| bit 5 | ACKDT: Ad | cknowledge E | Data bit (Mas | ster Receive r | mode only) | | | | | |
| | 1 = Not Ac 0 = Acknow | • | | | | | | | | |
| | Note: | Value that w the end of a | | itted when th | e user initia | tes an Ack | nowledge se | equence at | | |
| bit 4 | ACKEN: A | cknowledge S | Sequence E | nable bit (Ma | ster Receive | e mode onl | ly) ⁽¹⁾ | | | |
| | Autom | e Acknowledg atically cleare wledge seque | ed by hardw | | nd SCLx pir | is and trar | nsmit ACKD | T data bit. | | |
| bit 3 | | ceive Enable | | mode only) ⁽¹⁾ | | | | | | |
| | | s Receive mo | - | , | | | | | | |
| bit 2 | PEN: Stop | Condition En | able bit (Ma | ster mode on | ly) (1) | | | | | |
| | 1 = Initiate | Stop conditio | | | | cally cleare | ed by hardw | are. | | |
| bit 1 | RSEN: Rep | peated Start (| Condition En | able bit (Mas | ter mode or | nly)(1) | | | | |
| | hardwa | | | on on SDAx | and SCLx | pins. Aut | tomatically | cleared by | | |
| | | ted Start con | | (4) | | | | | | |
| bit 0 | | Condition En | able/Stretch | Enable bit ⁽¹⁾ | | | | | | |
| | | <u>node:</u> Start conditio ondition Idle | on on SDAx a | and SCLx pin | s. Automati | cally cleare | ed by hardw | are. | | |
| | 1 = Clock s | In Slave mode: 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled) 0 = Clock stretching is disabled | | | | | | | | |
| | Note 1: | For bits ACk may not be s SSPxBUF a | set (no spool | ling) and the | | | | | | |
| | Legend: | | | | | | |] | | |
| | Legena. | | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | l bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

REGISTER

19.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPxCON1<5>).

The SSPxCON1 register allows control of the I^2C operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins.

19.4.3 SLAVE MODE

In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received.

In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit SSPxIF is set. The BF bit is cleared by reading the SSPxBUF register, while bit SSPOV is cleared through software.

The SCLx clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

19.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register SSPxSR<7:1> is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPxSR register value is loaded into the SSPxBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPxIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCLx pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPxSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- Receive first (high) byte of address (bits SSPxIF, BF and UA (SSPxSTAT<1>) are set on address match).
- 2. Update the SSPxADD register with second (low) byte of address (clears bit UA and releases the SCLx line).
- 3. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.
- 4. Receive second (low) byte of address (bits SSPxIF, BF and UA are set).
- 5. Update the SSPxADD register with the first (high) byte of address. If match releases SCLx line, this will clear bit UA.
- 6. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPxIF and BF are set).
- 9. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.

19.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPxSTAT<0>) is set, or bit SSPOV (SSPxCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPxCON2<0> = 1), SCLx will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See **Section 19.4.4** "Clock **Stretching**" for more detail.

19.4.3.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and pin SCLx is held low regardless of SEN (see **Section 19.4.4 "Clock Stretching"** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then pin SCLx should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 19-9).


The ACK pulse from the master-receiver is latched on the rising edge of the <u>ninth</u> SCLx input pulse. If the SDAx line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPxSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, pin SCLx must be enabled by setting bit CKP.


An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.




PIC18F8722 FAMILY







PIC18F8722 FAMILY



19.4.4 CLOCK STRETCHING

Both 7-bit and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCLx pin to be held low at the end of each data receive sequence.

19.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCLx output to be held low. The CKP being cleared to '0' will assert the SCLx line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 19-13).

- Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

19.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

19.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

The 7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 19-9).

- Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - **2:** The CKP bit can be set in software regardless of the state of the BF bit.


19.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 19-11).


19.4.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has


already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2 C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 19-12).







PIC18F8722 FAMILY



19.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-15).





19.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPxCON1 and by setting the SSPEN bit. In Master mode, the SCLx and SDAx lines are manipulated by the MSSP hardware if the TRIS bits are set.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all ${\rm I}^2{\rm C}$ bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Assert a Repeated Start condition on SDAx and SCLx.
- 3. Write to the SSPxBUF register initiating transmission of data/address.
- 4. Configure the I^2C port to receive data.
- Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDAx and SCLx.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur.

The following events will cause the SSP Interrupt Flag bit, SSPxIF, to be set (and SSP interrupt, if enabled):

- Start condition
- · Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start




FIGURE 19-16: MSSP BLOCK DIAGRAM (I²C™ MASTER MODE)

19.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 19.4.7** "**Baud Rate**" for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>).
- 2. SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPxBUF with the slave address to transmit.
- 4. Address is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 7. The user loads the SSPxBUF with eight bits of data.
- 8. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

19.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPxADD register (Figure 19-17). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to '0' and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCLx pin will remain in its last state.

Table 19-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

19.4.7.1 Baud Rate and Module Interdependence

Because MSSP1 and MSSP2 are independent, they can operate simultaneously in I^2C Master mode at different baud rates. This is done by using different BRG reload values for each module.

Because this mode derives its basic clock source from the system clock, any changes to the clock will affect both modules in the same proportion. It may be possible to change one or both baud rates back to a previous value by changing the BRG reload value.






TABLE 19-3: I²C[™] CLOCK RATE w/BRG

| Fosc | Fcy | Fcy*2 | BRG Value | FscL (2 Rollovers of BRG) |
|--------|--------|--------|-----------|------------------------------|
| 40 MHz | 10 MHz | 20 MHz | 18h | 400 kHz ⁽¹⁾ |
| 40 MHz | 10 MHz | 20 MHz | 1Fh | 312.5 kHz |
| 40 MHz | 10 MHz | 20 MHz | 63h | 100 kHz |
| 16 MHz | 4 MHz | 8 MHz | 09h | 400 kHz ⁽¹⁾ |
| 16 MHz | 4 MHz | 8 MHz | 0Ch | 308 kHz |
| 16 MHz | 4 MHz | 8 MHz | 27h | 100 kHz |
| 4 MHz | 1 MHz | 2 MHz | 02h | 333 kHz ⁽¹⁾ |
| 4 MHz | 1 MHz | 2 MHz | 09h | 100 kHz |
| 4 MHz | 1 MHz | 2 MHz | 00h | 1 MHz ⁽¹⁾ |


Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

19.4.7.2 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the

SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 19-18).





19.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPxCON2<0>). If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit (SSPxSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPxCON2<0>) will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

19.4.8.1 WCOL Status Flag

If the user writes the SSPxBUF when a Start sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.




FIGURE 19-19: FIRST START BIT TIMING

19.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPxCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPxADD<5:0> and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. Following this, the RSEN bit (SSPxCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit (SSPxSTAT<3>) will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPxIF bit getting set, the user may write the SSPxBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

19.4.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPxCON2 is disabled until the Repeated Start condition is complete.

FIGURE 19-20: REPEATED START CONDITION WAVEFORM



19.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted (see data hold time specification parameter 106). SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high (see data setup time specification parameter 107). When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an \overline{ACK} bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 19-21).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPxCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

19.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPxSTAT<0>) is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

19.4.10.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 TcY after the SSPxBUF write. If SSPxBUF is rewritten within 2 TcY, the WCOL bit is set and SSPxBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL bit is clear after each write to SSPxBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.

19.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPxCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

19.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPxCON2<3>).

| Note: | The MSSP module must be in an inactive |
|-------|---|
| | state before the RCEN bit is set or the |
| | RCEN bit will be disregarded. |

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>).

19.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.

19.4.11.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

19.4.11.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).



PIC18F8722 FAMILY



19.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into an inactive state (Figure 19-23).

19.4.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

19.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 19-24).

19.4.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 19-23: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 19-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



19.4.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

19.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

19.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit (SSPxSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

19.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I²C port to its Idle state (Figure 19-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 19-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



19.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 19-26).
- b) SCLx is sampled low before SDAx is asserted low (Figure 19-27).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSP module is reset to its inactive state (Figure 19-26).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to '0'. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 19-28). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to '0'. If the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






FIGURE 19-27: BUS COLLISION DURING START CONDITION (SCLx = 0)





FIGURE 19-28: BRG RESET DUE TO SDAx ARBITRATION DURING START CONDITION



19.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDAx when SCLx goes from low level to high level.
- b) SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD<6:0> and counts down to '0'. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled.

If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 19-29). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.

If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 19-30).

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 19-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 19-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



19.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD<6:0> and counts down to '0'. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 19-31). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 19-32).

FIGURE 19-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 19-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------|------------------------|---------------------|----------------------------|-------------|-----------|-------------|-------------|---------------------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |
| IPR2 | OSCFIP | CMIP | | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 60 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 60 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 60 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 60 |
| SSP1BUF | MSSP1 Re | ceive Buffer | /Transmit R | egister | | | | | 58 |
| SSP2BUF | MSSP2 Re | ceive Buffer | /Transmit R | egister | | | | | 61 |
| SSP1ADD | MSSP1 Ad Master mod | ldress Regis de. | ter in I ² C SI | ave mode. I | MSSP1 Bau | d Rate Relo | ad Register | in I ² C | 58 |
| SSP2ADD | MSSP2 Ad Master mod | dress Regis de. | ter in I ² C SI | ave mode. I | MSSP2 Bau | d Rate Relo | ad Register | in I ² C | 61 |
| TMR2 | Timer2 Reg | gister | | | | | | | 58 |
| PR2 | Timer2 Per | iod Register | | | | | | | 58 |
| SSP1CON1 | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 58 |
| SSP1CON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 58 |
| SSP1STAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 58 |
| SSP2CON1 | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 61 |
| SSP2CON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 61 |
| SSP2STAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 61 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I^2C mode.

PIC18F8722 FAMILY

NOTES:

20.0 ENHANCED UNIVERSAL SYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a halfduplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break Character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-Wake-up on Character Reception
 - Auto-Baud Calibration
 - 12-bit Break Character Transmission
- Synchronous Master (half duplex) with Selectable Clock Polarity
- Synchronous Slave (half duplex) with Selectable Clock Polarity

The pins of EUSART1 and EUSART2 are multiplexed with the functions of PORTC (RC6/TX1/CK1 and RC7/RX1/DT1) and PORTG (RG1/TX2/CK2 and RG2/RX2/DT2), respectively. In order to configure these pins as an EUSART:

- For EUSART1:
 - bit SPEN (RCSTA1<7>) must be set (= 1)
 - bit TRISC<7> must be set (= 1)
 - bit TRISC<6> must be cleared (= 0) for Asynchronous and Synchronous Master modes
 - bit TRISC<6> must be set (= 1) for Synchronous Slave mode
- For EUSART2:
 - bit SPEN (RCSTA2<7>) must be set (= 1)
 - bit TRISG<2> must be set (= 1)
 - bit TRISG<1> must be cleared (= 0) for Asynchronous and Synchronous Master modes
 - bit TRISC<6> must be set (= 1) for Synchronous Slave mode

Note: The EUSART control will automatically reconfigure the pin from input to output as needed.

The operation of each Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These are detailed on the following pages in Register 20-1, Register 20-2 and Register 20-3, respectively.

Note: Throughout this section, references to register and bit names that may be associated with a specific EUSART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "RCSTAx" might refer to the Receive Status register for either EUSART1 or EUSART2

| 20-1: | R/W-0 | R/W-0 | R/W-0 | R/W-0 | TROL REG R/W-0 | R/W-0 | R-1 | R/W-0 |
|-------|---------------------------------|---|----------------|-----------|-------------------|------------|-------------|-------|
| | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D |
| | bit 7 | 1 | | I | | | | bit C |
| bit 7 | CSRC: Clo | ck Source S | elect bit | | | | | |
| | <u>Asynchron</u> Don't care. | | | | | | | |
| | | <u>us mode:</u> mode (clock node (clock | | | om BRG) | | | |
| bit 6 | TX9: 9-bit ⁻ | Transmit Ena | able bit | | | | | |
| | | 9-bit transm 8-bit transm | | | | | | |
| bit 5 | TXEN: Tra | nsmit Enable | e bit | | | | | |
| | 1 = Transm 0 = Transm | | | | | | | |
| | Note: | SREN/CRE | N overrides | TXEN in S | ync mode. | | | |
| bit 4 | SYNC: EU | SART Mode | Select bit | | | | | |
| | | onous mode Ironous mod | | | | | | |
| bit 3 | SENDB: S | end Break C | haracter bit | | | | | |
| | | | | | eared by har | dware upon | completion) | |
| | <u>Synchrono</u> Don't care. | | | | | | | |
| bit 2 | BRGH: Hig | h Baud Rate | e Select bit | | | | | |
| | Asynchron | | | | | | | |
| | 1 = High sp 0 = Low sp | | | | | | | |
| | Synchrono Unused in | <u>us mode:</u> | | | | | | |
| bit 1 | TRMT: Tra | nsmit Shift R | egister Stat | us bit | | | | |
| | 1 = TSRx e 0 = TSRx f | | | | | | | |
| bit 0 | TX9D: 9th | bit of Transn | nit Data | | | | | |
| | Can be add | droce/data hi | it or a parity | hit | | | | |

REGISTER 20-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-x | |
|-------|--|-------------------------------|---------------------------------------|---------------|--------------|---------------|---------------|---------------|--|
| | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | |
| | bit 7 | | 0 | | | | •=•• | bit 0 | |
| bit 7 | SPEN: Ser | ial Port Ena | able bit | | | | | | |
| | | | d (configures d (held in Re | | nd TXx/CKx | pins as seri | al port pins) | | |
| bit 6 | - | Receive En | | , | | | | | |
| | | 9-bit recep 8-bit recep | | | | | | | |
| bit 5 | SREN: Sin | gle Receive | e Enable bit | | | | | | |
| | Asynchrone Don't care. | | | | | | | | |
| | | us mode – I | | | | | | | |
| | | es single reo es single re | | | | | | | |
| | | | r reception is | complete. | | | | | |
| | | us mode – S | = | · | | | | | |
| bit 4 | CREN: Cor | ntinuous Re | ceive Enable | e bit | | | | | |
| | <u>Asynchronous mode:</u> 1 = Enables receiver 0 = Disables receiver | | | | | | | | |
| | | | is receive unt us receive | il enable bit | t CREN is cl | eared (CRE | N overrides | SREN) | |
| bit 3 | ADDEN: A | ddress Dete | ect Enable bi | t | | | | | |
| | 1 = Enable | | <u>-bit (RX9 = 1</u> detection, en | | upt and load | s the receive | e buffer whe | n RSRx<8> | |
| | is set 0 = Disable | es address | detection, all | bvtes are r | eceived and | ninth bit ca | n be used a | s paritv bit | |
| | | ous mode 9 | -bit (RX9 = 0 | | | | | | |
| bit 2 | FERR: Fra | ming Error I | bit | | | | | | |
| | 1 = Framin 0 = No fran | | be updated | by reading | RCREGx re | gister and re | eceiving nex | t valid byte) | |
| bit 1 | OERR: Ov | errun Error | bit | | | | | | |
| | 1 = Overru 0 = No ove | | be cleared b | by clearing t | oit CREN) | | | | |
| bit 0 | RX9D: 9th | bit of Recei | ived Data | | | | | | |
| | This can be | e address/d | ata bit or a pa | arity bit and | must be cal | culated by ι | ıser firmwar | e. | |
| | Legend: | | | | | | | | |
| | R = Reada | ble bit | W = W | ritable bit | U = Unin | nplemented | bit, read as | '0' | |
| | | | | | (O) D''' | | D'4 ' | | |

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

| ER 20-3: | BAUDCONX: BAUD RATE CONTROL REGISTER | | | | | | | | | | | |
|----------|--|-------------|---------------------------|--------------|--------|-----|----------|-------------|--|--|--|--|
| | R/W-0 | R-1 | U-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | | | |
| | ABDOVF | RCIDL | | SCKP | BRG16 | — | WUE | ABDEN | | | | |
| | bit 7 | | | | | | | bit 0 | | | | |
| bit 7 | ABDOVF: / | Auto-Baud / | Acquisition F | ollover Stat | us bit | | | | | | | |
| | 1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode | | | | | | | | | | | |
| | (must be cleared in software) 0 = No BRG rollover has occurred | | | | | | | | | | | |
| bit 6 | RCIDL: Re | ceive Opera | ation Idle Sta | tus bit | | | | | | | | |
| | 1 = Receive 0 = Receive | | | | | | | | | | | |
| bit 5 | Unimplem | • | | | | | | | | | | |
| bit 4 | SCKP: Syn | chronous C | lock Polarity | Select bit | | | | | | | | |
| | SCKP : Synchronous Clock Polarity Select bit <u>Asynchronous mode:</u> Unused in this mode. | | | | | | | | | | | |
| | Synchronous mode: 1 = Idle state for clock (CKx) is a high level 0 = Idle state for clock (CKx) is a low level | | | | | | | | | | | |
| bit 3 | | | ate Register | | | | | | | | | |
| | 1 = 16-bit E | Baud Rate G | Generator – Senerator – S | SPBRGHx a | | | BRGHx va | lue ignored | | | | |
| bit 2 | Unimplem | | | | | | | Ū | | | | |
| bit 1 | WUE: Wak | e-up Enable | e bit | | | | | | | | | |
| | Asynchronous mode: 1 = EUSART will continue to sample the RXx pin – interrupt generated on falling edge; bit cleared in hardware on following rising edge 0 = RXx pin not monitored or rising edge detected | | | | | | | | | | | |
| | Synchronous mode: Unused in this mode. | | | | | | | | | | | |
| bit 0 | ABDEN: Auto-Baud Detect Enable bit | | | | | | | | | | | |
| | <u>Asynchronous mode:</u> 1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion. 0 = Baud rate measurement disabled or completed | | | | | | | | | | | |
| | <u>Synchronous mode:</u> Unused in this mode. | | | | | | | | | | | |
| | l egend: | | | | | | |] | | | | |

REGISTER 20-3: BAUDCONX: BAUD RATE CONTROL REGISTER

| Legend: | | |
|-------------------|------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | 0' = Bit is cleared x = Bit is unknown |

20.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCONx<3>) selects 16-bit mode.

The SPBRGHx:SPBRGx register pair controls the period of a free running timer. In Asynchronous mode, bits BRGH (TXSTAx<2>) and BRG16 (BAUDCONx<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 20-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGHx:SPBRGx registers can be calculated using the formulas in Table 20-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 20-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 20-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGHx:SPBRGx registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

20.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRGx register pair.

20.1.2 SAMPLING

The data on the RXx pin (either RC7/RX1/DT1 or RG2/ RX2/DT2) is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RXx pin.

| C | onfiguration B | its | DDC/EUSADT Made | Baud Rate Formula | | | |
|------|----------------|------|---------------------|---------------------|--|--|--|
| SYNC | BRG16 | BRGH | BRG/EUSART Mode | Baud Rate Formula | | | |
| 0 | 0 | 0 | 8-bit/Asynchronous | Fosc/[64 (n + 1)] | | | |
| 0 | 0 | 1 | 8-bit/Asynchronous | $E_{000}/[16(p+1)]$ | | | |
| 0 | 1 | 0 | 16-bit/Asynchronous | Fosc/[16 (n + 1)] | | | |
| 0 | 1 | 1 | 16-bit/Asynchronous | | | | |
| 1 | 0 | x | 8-bit/Synchronous | Fosc/[4 (n + 1)] | | | |
| 1 | 1 | x | 16-bit/Synchronous | | | | |

TABLE 20-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGHx:SPBRGx register pair

EXAMPLE 20-1: CALCULATING BAUD RATE ERROR

| For a device with Fosc | of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: |
|------------------------|---|
| Desired Baud Rate | = Fosc/(64 ([SPBRGHx:SPBRGx] + 1)) |
| Solving for SPBRGHx | SPBRGx: |
| Х | = ((FOSC/Desired Baud Rate)/64) – 1 |
| | = ((1600000/9600)/64) - 1 |
| | = [25.042] = 25 |
| Calculated Baud Rate | = 1600000/(64 (25 + 1)) |
| | = 9615 |
| Error | = (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate |
| | = (9615 - 9600)/9600 = 0.16% |
| | |

TABLE 20-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------|---------|---|-------|-------|-------|-------|-------|-------|----------------------------|
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 59 |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 59 |
| BAUDCONx | ABDOVF | RCIDL | _ | SCKP | BRG16 | — | WUE | ABDEN | 61 |
| SPBRGHx | EUSARTx | USARTx Baud Rate Generator Register High Byte | | | | | | | 59 |
| SPBRGx | EUSARTx | ISARTx Baud Rate Generator Register Low Byte | | | | | | | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

| | | | | | SYNC | = 0, BRGH | I = 0, BRG | 616 = 0 | | | | | |
|--------------|-----------------------|-------------------|-----------------------------|-----------------------|-------------------|-----------------------------|-----------------------|-------------------|-----------------------------|-----------------------|------------------|-----------------------------|--|
| BAUD RATE | Fosc | Fosc = 40.000 MHz | | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | — | _ | _ | _ | _ | _ | | _ | | _ | _ | _ | |
| 1.2 | — | — | — | 1.221 | 1.73 | 255 | 1.202 | 0.16 | 129 | 1201 | -0.16 | 103 | |
| 2.4 | 2.441 | 1.73 | 255 | 2.404 | 0.16 | 129 | 2.404 | 0.16 | 64 | 2403 | -0.16 | 51 | |
| 9.6 | 9.615 | 0.16 | 64 | 9.766 | 1.73 | 31 | 9.766 | 1.73 | 15 | 9615 | -0.16 | 12 | |
| 19.2 | 19.531 | 1.73 | 31 | 19.531 | 1.73 | 15 | 19.531 | 1.73 | 7 | — | _ | _ | |
| 57.6 | 56.818 | -1.36 | 10 | 62.500 | 8.51 | 4 | 52.083 | -9.58 | 2 | — | _ | _ | |
| 115.2 | 125.000 | 8.51 | 4 | 104.167 | -9.58 | 2 | 78.125 | -32.18 | 1 | — | _ | _ | |

TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES

| | | | S | YNC = 0, E | BRGH = (| , BRG16 = | 0 | | | |
|-------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD | Fos | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | |
| RATE (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | 0.300 | 0.16 | 207 | 300 | -0.16 | 103 | 300 | -0.16 | 51 | |
| 1.2 | 1.202 | 0.16 | 51 | 1201 | -0.16 | 25 | 1201 | -0.16 | 12 | |
| 2.4 | 2.404 | 0.16 | 25 | 2403 | -0.16 | 12 | — | _ | — | |
| 9.6 | 8.929 | -6.99 | 6 | — | _ | _ | — | _ | _ | |
| 19.2 | 20.833 | 8.51 | 2 | — | — | _ | — | _ | _ | |
| 57.6 | 62.500 | 8.51 | 0 | — | _ | _ | — | _ | _ | |
| 115.2 | 62.500 | -45.75 | 0 | _ | — | — | _ | — | — | |

| | | | | | SYNC | = 0, BRGH | i = 1, BRG | i 16 = 0 | | | | |
|--------------|-----------------------|-------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|-----------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD RATE | Fosc | Fosc = 40.000 MHz | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | — | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ |
| 1.2 | — | _ | — | — | | — | — | _ | _ | — | — | — |
| 2.4 | - | _ | — | — | _ | — | 2.441 | 1.73 | 255 | 2403 | -0.16 | 207 |
| 9.6 | 9.766 | 1.73 | 255 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 64 | 9615 | -0.16 | 51 |
| 19.2 | 19.231 | 0.16 | 129 | 19.231 | 0.16 | 64 | 19.531 | 1.73 | 31 | 19230 | -0.16 | 25 |
| 57.6 | 58.140 | 0.94 | 42 | 56.818 | -1.36 | 21 | 56.818 | -1.36 | 10 | 55555 | 3.55 | 8 |
| 115.2 | 113.636 | -1.36 | 21 | 113.636 | -1.36 | 10 | 125.000 | 8.51 | 4 | — | _ | _ |

| | | | S | YNC = 0, E | BRGH = 1 | , BRG16 = | 0 | | | |
|-------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD | Foso | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | _ | _ | _ | | _ | _ | 300 | -0.16 | 207 | |
| 1.2 | 1.202 | 0.16 | 207 | 1201 | -0.16 | 103 | 1201 | -0.16 | 51 | |
| 2.4 | 2.404 | 0.16 | 103 | 2403 | -0.16 | 51 | 2403 | -0.16 | 25 | |
| 9.6 | 9.615 | 0.16 | 25 | 9615 | -0.16 | 12 | _ | — | — | |
| 19.2 | 19.231 | 0.16 | 12 | _ | _ | — | _ | _ | — | |
| 57.6 | 62.500 | 8.51 | 3 | — | _ | — | — | — | — | |
| 115.2 | 125.000 | 8.51 | 1 | — | _ | _ | — | _ | | |

© 2004 Microchip Technology Inc.

| | | | | | SYNC | = 0, BRGH | l = 0, BRG | i 16 = 1 | | | | |
|-------|-----------------------|-------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|-----------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD | Fosc | Fosc = 40.000 MHz | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | 0.300 | 0.00 | 8332 | 0.300 | 0.02 | 4165 | 0.300 | 0.02 | 2082 | 300 | -0.04 | 1665 |
| 1.2 | 1.200 | 0.02 | 2082 | 1.200 | -0.03 | 1041 | 1.200 | -0.03 | 520 | 1201 | -0.16 | 415 |
| 2.4 | 2.402 | 0.06 | 1040 | 2.399 | -0.03 | 520 | 2.404 | 0.16 | 259 | 2403 | -0.16 | 207 |
| 9.6 | 9.615 | 0.16 | 259 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 64 | 9615 | -0.16 | 51 |
| 19.2 | 19.231 | 0.16 | 129 | 19.231 | 0.16 | 64 | 19.531 | 1.73 | 31 | 19230 | -0.16 | 25 |
| 57.6 | 58.140 | 0.94 | 42 | 56.818 | -1.36 | 21 | 56.818 | -1.36 | 10 | 55555 | 3.55 | 8 |
| 115.2 | 113.636 | -1.36 | 21 | 113.636 | -1.36 | 10 | 125.000 | 8.51 | 4 | — | — | — |

TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

| | | | S | YNC = 0, E | BRGH = (| , BRG16 = | 1 | | | |
|-------------|-----------------------|------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD | Foso | Fosc = 4.000 MHz | | | c = 2.000 | MHz | Fosc = 1.000 MHz | | | |
| RATE (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | 0.300 | 0.04 | 832 | 300 | -0.16 | 415 | 300 | -0.16 | 207 | |
| 1.2 | 1.202 | 0.16 | 207 | 1201 | -0.16 | 103 | 1201 | -0.16 | 51 | |
| 2.4 | 2.404 | 0.16 | 103 | 2403 | -0.16 | 51 | 2403 | -0.16 | 25 | |
| 9.6 | 9.615 | 0.16 | 25 | 9615 | -0.16 | 12 | — | — | — | |
| 19.2 | 19.231 | 0.16 | 12 | _ | _ | — | — | _ | — | |
| 57.6 | 62.500 | 8.51 | 3 | — | _ | _ | — | _ | _ | |
| 115.2 | 125.000 | 8.51 | 1 | | — | — | — | — | — | |

| | | | | SYNC = 0 | , BRGH = | = 1, BRG16 | = 1 or SY | NC = 1, | BRG16 = 1 | | | |
|--------------|-----------------------|-------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD RATE | Fosc | Fosc = 40.000 MHz | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | 0.300 | 0.00 | 33332 | 0.300 | 0.00 | 16665 | 0.300 | 0.00 | 8332 | 300 | -0.01 | 6665 |
| 1.2 | 1.200 | 0.00 | 8332 | 1.200 | 0.02 | 4165 | 1.200 | 0.02 | 2082 | 1200 | -0.04 | 1665 |
| 2.4 | 2.400 | 0.02 | 4165 | 2.400 | 0.02 | 2082 | 2.402 | 0.06 | 1040 | 2400 | -0.04 | 832 |
| 9.6 | 9.606 | 0.06 | 1040 | 9.596 | -0.03 | 520 | 9.615 | 0.16 | 259 | 9615 | -0.16 | 207 |
| 19.2 | 19.193 | -0.03 | 520 | 19.231 | 0.16 | 259 | 19.231 | 0.16 | 129 | 19230 | -0.16 | 103 |
| 57.6 | 57.803 | 0.35 | 172 | 57.471 | -0.22 | 86 | 58.140 | 0.94 | 42 | 57142 | 0.79 | 34 |
| 115.2 | 114.943 | -0.22 | 86 | 116.279 | 0.94 | 42 | 113.636 | -1.36 | 21 | 117647 | -2.12 | 16 |

| | | SYN | IC = 0, BR(| GH = 1, BF | RG16 = 1 | or SYNC = | = 1, BRG1 | 6 = 1 | | |
|--------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD RATE | Fos | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | 0.300 | 0.01 | 3332 | 300 | -0.04 | 1665 | 300 | -0.04 | 832 | |
| 1.2 | 1.200 | 0.04 | 832 | 1201 | -0.16 | 415 | 1201 | -0.16 | 207 | |
| 2.4 | 2.404 | 0.16 | 415 | 2403 | -0.16 | 207 | 2403 | -0.16 | 103 | |
| 9.6 | 9.615 | 0.16 | 103 | 9615 | -0.16 | 51 | 9615 | -0.16 | 25 | |
| 19.2 | 19.231 | 0.16 | 51 | 19230 | -0.16 | 25 | 19230 | -0.16 | 12 | |
| 57.6 | 58.824 | 2.12 | 16 | 55555 | 3.55 | 8 | — | — | — | |
| 115.2 | 111.111 | -3.55 | 8 | _ | — | _ | _ | _ | — | |

20.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 20-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRGx begins counting up, using the preselected clock source on the first rising edge of RXx. After eight bits on the RXx pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGHx:SPBRGx register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCONx<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 20-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRGx and SPBRGHx will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGHx register. Refer to Table 20-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCxIF interrupt is set once the fifth rising edge on RXx is detected. The value in the RCREGx needs to be read to clear the RCxIF interrupt. The contents of RCREGx should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 20-4:BRG COUNTER
CLOCK RATES

| BRG16 | BRGH | BRG Counter Clock |
|-------|------|-------------------|
| 0 | 0 | Fosc/512 |
| 0 | 1 | Fosc/128 |
| 1 | 0 | Fosc/128 |
| 1 | 1 | Fosc/32 |
| | | |

Note: During the ABD sequence, SPBRGx and SPBRGHx are both used as a 16-bit counter, independent of BRG16 setting.

20.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREGx cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

PIC18F8722 FAMILY





FIGURE 20-1: AUTOMATIC BAUD RATE CALCULATION

FIGURE 20-2: BRG OVERFLOW SEQUENCE



20.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware, but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection

20.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSRx). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSRx register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSRx is loaded with new data from the TXREGx register (if available). Once the TXREGx register transfers the data to the TSRx register (occurs in one TCY), the TXREGx register is empty and the TXxIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE (PIE1<4>). TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results.

While TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSRx register. TRMT is a read-only bit which is set when the TSRx register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSRx register is empty.

Note 1: The TSRx register is not mapped in data memory so it is not available to the user.

2: Flag bit TXxIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXxIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN which will also set bit TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREGx register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 20-3: EUSART TRANSMIT BLOCK DIAGRAM




FIGURE 20-4: ASYNCHRONOUS TRANSMISSION





FIGURE 20-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | | | | |
|----------|--|---|--|---|--|--|--|--|--|--|--|--|
| GIE/GIEH | E/GIEH PEIE/GIEL TMR0IE | | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 | | | | |
| PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 | | | | |
| PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 | | | | |
| PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 | | | | |
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 | | | | |
| — | — | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 | | | | |
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 59 | | | | |
| EUSARTx | Transmit Re | gister | | | | | | 59 | | | | |
| CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 59 | | | | |
| ABDOVF | RCIDL | _ | SCKP | BRG16 | — | WUE | ABDEN | 61 | | | | |
| EUSARTx | EUSARTx Baud Rate Generator Register High Byte | | | | | | | | | | | |
| EUSARTx | Baud Rate C | Generator R | egister Low | Byte | | | | 59 | | | | |
| | GIE/GIEH PSPIF PSPIP TRISC7 TRISC7 SPEN EUSARTx CSRC ABDOVF EUSARTx | GIE/GIEHPEIE/GIELPSPIFADIFPSPIEADIEPSPIPADIPTRISC7TRISC6SPENRX9EUSARTx Transmit ReCSRCTX9ABDOVFRCIDLEUSARTx Baud Rate O | GIE/GIEHPEIE/GIELTMROIEPSPIFADIFRC1IFPSPIEADIERC1IEPSPIPADIPRC1IPTRISC7TRISC6TRISC5SPENRX9SRENEUSARTx Transmit RejisterCSRCTX9ABDOVFRCIDLEUSARTx Baud Rate Generator R | GIE/GIEHPEIE/GIELTMROIEINTOIEPSPIFADIFRC1IFTX1IFPSPIEADIERC1IETX1IEPSPIPADIPRC1IPTX1IPTRISC7TRISC6TRISC5TRISC4TRISC4SPENRX9SRENCRENEUSARTx Transmit RegisterSYNCABDOVFRCIDLSCKPEUSARTx Baud Rate Generator Register Hight | GIE/GIEHPEIE/GIELTMR0IEINT0IERBIEPSPIFADIFRC1IFTX1IFSSP1IFPSPIEADIERC1IETX1IESSP1IEPSPIPADIPRC1IPTX1IPSSP1IPTRISC7TRISC6TRISC5TRISC4TRISC3TRISG4TRISG3SPENRX9SRENCRENADDENEUSARTx Transmit RejisterSYNCSENDB | GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFPSPIFADIFRC1IFTX1IFSSP1IFCCP1IFPSPIEADIERC1IETX1IESSP1IECCP1IEPSPIPADIPRC1IPTX1IPSSP1IPCCP1IPTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC5TRISC4TRISC3TRISC2SPENRX9SRENCRENADDENFERREUSARTx Transmit RejisterSYNCSENDBBRGHABDOVFRCIDLSCKPBRG16EUSARTx Baud Rate Generator Register HightSyncStandard | GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFPSPIFADIFRC1IFTX1IFSSP1IFCCP1IFTMR2IFPSPIEADIERC1IETX1IESSP1IECCP1IETMR2IFPSPIPADIPRC1IPTX1IFSSP1IPCCP1IPTMR2IFTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISG4TRISG3TRISC2TRISG1SPENRX9SRENCRENADDENFERROERREUSARTx Transmit RejeterSYNCSENDBBRGHTRMTABDOVFRCIDLSCKPBRG16WUE | GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIFPSPIFADIFRC1IFTX1IFSSP1IFCCP1IFTMR2IFTMR1IFPSPIEADIERC1IETX1IFSSP1IECCP1IETMR2IETMR1IEPSPIPADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IPTMR1IPTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISC0TRISG4TRISG3TRISG2TRISG1TRISG0SPENRX9SRENCRENADDENFERROERRRX9DEUSARTx Transmit RejisterSYNCSENDBBRGHTRMTTX9DABDOVFRCIDLSCKPBRG16WUEABDENEUSARTx Baud Rate Generator Register HightByteStateStateStateState | | | | |

TABLE 20-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

20.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 20-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCxIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set.
- 7. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREGx register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

20.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 20-6: EUSART RECEIVE BLOCK DIAGRAM




FIGURE 20-7: ASYNCHRONOUS RECEPTION




TABLE 20-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 Bit 4 | | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | | |
|----------|----------|---|-------------|-------------|--------|--------|--------|--------|----------------------------|--|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 | | |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 | | |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 | | |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 | | |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 | | |
| TRISG | _ | — | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 | | |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 59 | | |
| RCREGx | EUSARTx | Receive Reg | ister | | | | | | 59 | | |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 59 | | |
| BAUDCONx | ABDOVF | RCIDL | _ | SCKP | BRG16 | — | WUE | ABDEN | 61 | | |
| SPBRGHx | EUSARTx | USARTx Baud Rate Generator Register High Byte | | | | | | | | | |
| SPBRGx | EUSARTx | Baud Rate G | enerator Re | egister Low | Byte | | | | 59 | | |

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

20.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line, while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 20-8) and asynchronously, if the device is in Sleep mode (Figure 20-9). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RXx line following the wake-up event. At this point, the EUSART module is inactive and returns to normal operation. This signals to the user that the Sync Break event is over.

20.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false end-of-

character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

20.2.4.2 Special Considerations Using the WUE Bit


The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an inactive state. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 20-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION a1a2a3a4a1a1a2a3a4a1a1a1a4a1a3a4a1a1a2a3a4a1a1a2a3a4a1a1a2a3a

FIGURE 20-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



20.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 20-10 for the timing of the Break character sequence.

20.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

20.2.6 RECEIVING A BREAK CHARACTER


The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 20.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXxIF interrupt is observed.

FIGURE 20-10: SEND BREAK CHARACTER SEQUENCE



20.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTAx<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTAx<4>). In addition, enable bit SPEN (RCSTAx<7>) is set in order to configure the TXx and RXx pins to CKx (clock) and DTx (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CKx line. Clock polarity is selected with the SCKP bit (BAUDCONx<4>); setting SCKP sets the Idle state on CKx as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

20.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSRx). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSRx register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSRx is loaded with new data from the TXREGx (if available).

Once the TXREGx register transfers the data to the TSRx register (occurs in one TCY), the TXREGx is empty and the TXxIF flag bit is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF is set regardless of the state of enable bit TXxIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register.

While flag bit TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSRx register. TRMT is a read-only bit which is set when the TSRx is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSRx register is empty. The TSRx is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXxIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 20-11: SYNCHRONOUS TRANSMISSION




FIGURE 20-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 20-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
|----------|----------|---|-------------|-------------|--------|--------|--------|--------|----------------------------|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 | |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 | |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 | |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 | |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 | |
| TRISG | — | — | — | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 | |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 59 | |
| TXREGx | EUSARTx | Transmit Re | gister | | | | | | 59 | |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 59 | |
| BAUDCONx | ABDOVF | RCIDL | _ | SCKP | BRG16 | — | WUE | ABDEN | 61 | |
| SPBRGHx | EUSARTx | USARTx Baud Rate Generator Register High Byte | | | | | | | | |
| SPBRGx | EUSARTx | Baud Rate C | Generator R | egister Low | v Byte | | | | 59 | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

20.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>), or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.

- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCxIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 7. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 20-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
|----------|--|---------------|--------------|--------------|--------|--------|--------|--------|----------------------------|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 | |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 | |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 | |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 | |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 | |
| TRISG | _ | _ | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 | |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 59 | |
| RCREGx | EUSARTx F | Receive Regis | ster | | | | | | 59 | |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 59 | |
| BAUDCONx | ABDOVF | RCIDL | _ | SCKP | BRG16 | _ | WUE | ABDEN | 61 | |
| SPBRGHx | EUSARTx Baud Rate Generator Register High Byte | | | | | | | | | |
| SPBRGx | EUSARTx E | Baud Rate Ge | enerator Reg | ister Low By | te | | | | 59 | |

TABLE 20-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

20.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

20.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSRx register and transmit.
- b) The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- d) When the first word has been shifted out of TSRx, the TXREGx register will transfer the second word to the TSRx and flag bit, TXxIF, will now be set.
- e) If enable bit TXxIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXxIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
|----------|----------|---|------------|-------------|--------|--------|--------|--------|----------------------------|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 | |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 | |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 | |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 | |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 | |
| TRISG | — | — | — | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 | |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 59 | |
| TXREGx | EUSARTx | Transmit Reg | gister | | | | | | 59 | |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 59 | |
| BAUDCONx | ABDOVF | RCIDL | _ | SCKP | BRG16 | _ | WUE | ABDEN | 61 | |
| SPBRGHx | EUSARTx | USARTx Baud Rate Generator Register High Byte | | | | | | | | |
| SPBRGx | EUSARTx | Baud Rate G | enerator R | egister Low | Byte | | | | 59 | |
| | | | | | | | | | • | |

TABLE 20-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

20.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSRx register will transfer the data to the RCREGx register; if the RCxIE enable bit is set, the interrupt generated will wake the chip from the lowpower mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCxIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set.
- 6. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREGx register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | | |
|----------|----------|--|-------------|-------------|--------|--------|--------|--------|----------------------------|--|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 | | |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 | | |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 | | |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 | | |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 | | |
| TRISG | _ | — | — | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 | | |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 59 | | |
| RCREGx | EUSARTx | Receive Reg | gister | | | | | | 59 | | |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 59 | | |
| BAUDCONx | ABDOVF | RCIDL | | SCKP | BRG16 | — | WUE | ABDEN | 61 | | |
| SPBRGHx | EUSARTx | EUSARTx Baud Rate Generator Register High Byte | | | | | | | | | |
| SPBRGx | EUSARTx | Baud Rate G | Senerator R | egister Low | Byte | | | | 59 | | |

TABLE 20-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

PIC18F8722 FAMILY

NOTES:

21.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 12 inputs for the 64-pin devices and 16 for the 80-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

REGISTER 21-1: ADCON0: A/D CONTROL REGISTER

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|-------|---------|-------|
| — | — | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON |
| bit 7 | | | | | | | bit 0 |

- bit 7-6 **Unimplemented:** Read as '0'
- bit 5-2 CHS3:CHS0: Analog Channel Select bits

| CH33.CH30. Analog Chamber Select bits |
|--|
| 0000 = Channel 0 (AN0) |
| 0001 = Channel 1 (AN1) |
| 0010 = Channel 2 (AN2) |
| 0011 = Channel 3 (AN3) |
| 0100 = Channel 4 (AN4) |
| 0101 = Channel 5 (AN5) |
| 0110 = Channel 6 (AN6) |
| 0111 = Channel 7 (AN7) |
| 1000 = Channel 8 (AN8) |
| 1001 = Channel 9 (AN9) |
| 1010 = Channel 10 (AN10) |
| 1011 = Channel 11 (AN11) |
| $1100 = \text{Channel 12 (AN12)}^{(1)}$ |
| $1101 = \text{Channel 13 (AN13)}^{(1)}$ |
| 1110 = Channel 14 (AN14) ⁽¹⁾ 1111 = Channel 15 (AN15) ⁽¹⁾ |
| |
| Note 1: These channels are not implemented on 64-pin devices. |
| GO/DONE: A/D Conversion Status bit |
| When ADON = 1: |
| 1 = A/D conversion in progress |
| 0 = A/D Idle |
| ADON: A/D On bit |
| 1 = A/D converter module is enabled |
| 0 = A/D converter module is disabled |
| |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

The ADCON0 register, shown in Register 21-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 21-2, configures the functions of the port pins. The ADCON2 register, shown in Register 21-3, configures the A/D clock source, programmed acquisition time and justification.

bit 1

bit 0

REGISTER 21-2: ADCON1: A/D CONTROL REGISTER 1

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|-------|-------|-------|
| — | — | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

bit 7-6 Unimplemented: Read as '0'

bit 5-4 VCFG1:VCFG0: Voltage Reference Configuration bits

| | A/D VREF+ | A/D VREF- |
|----|----------------|----------------|
| 00 | AVdd | AVss |
| 01 | External VREF+ | AVss |
| 10 | AVdd | External VREF- |
| 11 | External VREF+ | External VREF- |

bit 3-0

PCFG3:PCFG0: A/D Port Configuration Control bits:

| PCFG3: PCFG0 | AN15 ⁽¹⁾ | AN14 ⁽¹⁾ | AN13 ⁽¹⁾ | AN12 ⁽¹⁾ | AN11 | AN10 | 6NA | AN8 | AN7 | AN6 | AN5 | AN4 | AN3 | AN2 | AN1 | ANO |
|-----------------|---------------------|---------------------|---------------------|---------------------|------|------|-----|--------|-----|-----|-----|-----|-----|-----|-----|-----|
| 0000 | А | А | А | А | Α | Α | А | Α | А | А | Α | А | А | А | А | Α |
| 0001 | D | D | А | Α | А | А | А | А | А | А | А | А | А | А | А | А |
| 0010 | D | D | D | А | А | А | А | Α | А | А | А | А | А | А | А | А |
| 0011 | D | D | D | D | Α | А | А | Α | А | А | А | А | А | А | А | А |
| 0100 | D | D | D | D | D | А | А | А | А | А | А | А | А | А | А | А |
| 0101 | D | D | D | D | D | D | А | А | А | А | А | А | А | А | А | А |
| 0110 | D | D | D | D | D | D | D | А | А | А | А | А | А | А | А | А |
| 0111 | D | D | D | D | D | D | D | D | А | А | А | Α | А | А | А | А |
| 1000 | D | D | D | D | D | D | D | D | D | А | А | Α | А | А | А | А |
| 1001 | D | D | D | D | D | D | D | D | D | D | А | А | А | А | А | А |
| 1010 | D | D | D | D | D | D | D | D | D | D | D | А | А | А | А | А |
| 1011 | D | D | D | D | D | D | D | D | D | D | D | D | А | А | А | Α |
| 1100 | D | D | D | D | D | D | D | D | D | D | D | D | D | А | А | А |
| 1101 | D | D | D | D | D | D | D | D | D | D | D | D | D | D | А | А |
| 1110 | D | D | D | D | D | D | D | D | D | D | D | D | D | D | D | А |
| 1111 | D | D | D | D | D | D | D | D | D | D | D | D | D | D | D | D |
| A Anol | | | | | | | D | Diaite | | | | | | | | |

A = Analog input

D = Digital I/O

Note 1: AN15 through AN12 are available only on 80-pin devices.

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

PIC18F8722 FAMILY

| REGISTER 21-3: | ADCON2: | A/D CONT | ROL REG | ISTER 2 | | | | |
|----------------|--|---|--|----------------|---|-------|----------------------|-------|
| | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | ADFM | _ | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 |
| | bit 7 | | | | | | | bit 0 |
| bit 7 | | | mat Select t | bit | | | | |
| | 1 = Right ju 0 = Left jus | | | | | | | |
| bit 6 | Unimplem | ented: Read | d as '0' | | | | | |
| bit 5-3 | ACQT2:AC 111 = 20 T 110 = 16 T 101 = 12 T 100 = 8 TA 011 = 6 TA 010 = 4 TA 001 = 2 TA 000 = 0 TA | AD AD D D D D | Acquisition T | ïme Select t | oits | | | |
| bit 2-0 | 111 = FRC 110 = FOSO 101 = FOSO 011 = FRC 010 = FOSO 001 = FOSO 000 = FOSO | (clock derive c/64 c/16 c/4 (clock derive c/32 c/8 c/2 If the A/D I added befo | ed from A/D ed from A/D FRC clock so | lock starts. 7 | or) ⁽¹⁾ or) ⁽¹⁾ ected, a dela | • | CY (instruction to b | • • |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented b | oit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

© 2004 Microchip Technology Inc.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF (PIR1<6>), is set. The block diagram of the A/D module is shown in Figure 21-1.




FIGURE 21-1: A/D BLOCK DIAGRAM

The value in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 21.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:


- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)


5. Wait for A/D conversion to complete, by either:
Polling for the GO/DONE bit to be cleared

OR

- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

FIGURE 21-2: A/D TRANSFER FUNCTION





21.1 **A/D Acquisition Requirements**

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 21-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

| Note: | When | the | conversion | is | started, | the |
|-------|--------------------|-----|-----------------|------|------------|-------|
| | holding input p | | acitor is disco | onne | ected from | h the |

EQUATION 21-1: ACQUISITION TIME

TACO Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF=

EQUATION 21-2: A/D MINIMUM CHARGING TIME

| VHOLD | = | $(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{RIC} + \text{RSS} + \text{RS}))})$ |
|-------|---|--|
| or | | |
| TC | = | -(Chold)(Ric + Rss + Rs) ln(1/2048) |

EQUATION 21-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

| TACQ | = | TAMP + TC + TCOFF |
|---------|---------|--|
| TAMP | = | 0.2 μs |
| TCOFF | = | $(\text{Temp} - 25^{\circ}\text{C})(0.02 \ \mu\text{s/}^{\circ}\text{C})$ (85°C - 25°C)(0.02 \ \mu\text{s/}^{\circ}\text{C}) 1.2 \ \mu\text{s} |
| Tempera | ature c | coefficient is only required for temperatures $> 25^{\circ}$ C. Below 25° C, TCOFF = 0 ms. |
| Тс | = | -(Chold)(Ric + Rss + Rs) $\ln(1/2047) \mu s$ -(25 pF) (1 k Ω + 2 k Ω + 2.5 k Ω) ln(0.0004883) μs 1.05 μs |
| TACQ | = | $0.2 \ \mu s + 1 \ \mu s + 1.2 \ \mu s$ 2.4 \ \ \ \ \ s |

To calculate the minimum acquisition time. Equation 21-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 21-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

| CHOLD | = | 25 pF |
|------------------|--------|-----------------------------------|
| Rs | = | 2.5 kΩ |
| Conversion Error | \leq | 1/2 LSb |
| Vdd | = | $5V ightarrow Rss = 2 \ k\Omega$ |
| Temperature | = | 85°C (system max.) |

21.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>) which provides a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

21.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130, Table 28-27 for more information).

Table 21-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

| AD Clock Source (TAD) | | Maximum Device Frequency | | | | |
|-----------------------|-------------|--------------------------|----------------------------|--|--|--|
| Operation | ADCS2:ADCS0 | PIC18FXXXX | PIC18LFXXXX ⁽⁴⁾ | | | |
| 2 Tosc | 000 | 2.86 MHz | 1.43 kHz | | | |
| 4 Tosc | 100 | 5.71 MHz | 2.86 MHz | | | |
| 8 Tosc | 001 | 11.43 MHz | 5.72 MHz | | | |
| 16 Tosc | 101 | 22.86 MHz | 11.43 MHz | | | |
| 32 Tosc | 010 | 40.0 MHz | 22.86 MHz | | | |
| 64 Tosc | 110 | 40.0 MHz | 22.86 MHz | | | |
| RC ⁽³⁾ | x11 | 1.00 MHz ⁽¹⁾ | 1.00 MHz ⁽²⁾ | | | |

TABLE 21-1: TAD vs. DEVICE OPERATING FREQUENCIES

Note 1: The RC source has a typical TAD time of $1.2 \,\mu s$.

2: The RC source has a typical TAD time of $2.5 \,\mu s$.

- **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
- 4: Low-power (PIC18LFXXXX) devices only.

21.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

21.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

21.6 A/D Conversions

Figure 21-4 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 21-5 shows the operation of the A/D converter after the GO/DONE bit has been set, the ACQT2:ACQT0 bits are set to '010' and a 4 TAD acquisition time is selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

| Note: | The GO/DONE bit should NOT be set in |
|-------|---|
| | the same instruction that turns on the A/D. |

21.7 Discharge

The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

FIGURE 21-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 21-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



21.8 Use of the ECCP2 Trigger

An A/D conversion can be started by the special event trigger of the ECCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the special event trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the special event trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------------------|-----------------------|-----------------------|---------|--------|--------|--------|---------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INTOIF | RBIF | 57 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 |
| PIR2 | OSCFIF | CMIF | — | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| ADRESH | A/D Result | Register Hig | jh Byte | | | | | | 59 |
| ADRESL | A/D Result | Register Lov | w Byte | | | | | | 59 |
| ADCON0 | — | _ | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON | 59 |
| ADCON1 | — | — | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 59 |
| ADCON2 | ADFM | — | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 | 59 |
| TRISA | TRISA7 ⁽¹⁾ | TRISA6 ⁽¹⁾ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 60 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 60 |
| TRISH ⁽²⁾ | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 60 |

 TABLE 21-2:
 REGISTERS ASSOCIATED WITH A/D OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

2: These registers are not implemented on 64-pin devices.

22.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RF3 through RF6, as well as the on-chip voltage reference (see Section 23.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available on RF1 and RF2 and can also be read through the control register.

The CMCON register (Register 22-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 22-1.

REGISTER 22-1: CMCON: COMPARATOR MODULE CONTROL REGISTER

| R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | |
|-------|-------|-------|-------|-------|-------|-------|-------|--|
| C2OUT | C1OUT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | |
| bit 7 | | | | | | | bit 0 | |

bit 7 C2OUT: Comparator 2 Output bit When C2INV = 0: 1 = C2 VIN+ > C2 VIN-0 = C2 VIN + < C2 VIN -When C2INV = 1: 1 = C2 VIN + < C2 VIN -0 = C2 VIN + > C2 VIN bit 6 C1OUT: Comparator 1 Output bit When C1INV = 0: 1 = C1 VIN+ > C1 VIN-0 = C1 VIN + < C1 VIN-When C1INV = 1: 1 = C1 VIN+ < C1 VIN-0 = C1 VIN + > C1 VIN bit 5 C2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted

- bit 4 **C1INV**: Comparator 1 Output Inversion bit 1 = C1 output inverted 0 = C1 output not inverted
- bit 3 **CIS**: Comparator Input Switch bit When CM2:CM0 = <u>110</u>:
 - 1 = C1 VIN- connects to RF5/AN10/CVREFC2 VIN- connects to RF3/AN8 0 = C1 VIN- connects to RF6/AN11C2 VIN- connects to RF4/AN9

Figure 22-1 shows the Comparator modes and the CM2:CM0 bit settings.

| Legend: | | | |
|-------------------|------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | |
| -n = Value at POR | '1' = Bit is set | 0' = Bit is cleared $x = Bit is unknown$ | |


^{0 =} C2 output not inverted

bit 2-0 CM2:CM0: Comparator mode bits

22.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 22-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 28.0 "Electrical Characteristics"**.

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



22.2 Comparator Operation

A single comparator is shown in Figure 22-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 22-2 represent the uncertainty, due to input offsets and response time.

22.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 22-2).




FIGURE 22-2: SINGLE COMPARATOR

22.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD and can be applied to either pin of the comparator(s).

22.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 23.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

22.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 28.0 "Electrical Characteristics").

22.5 Comparator Outputs


The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RF1 and RF2 I/O pins. When enabled, multiplexors in the output path of the RF1 and RF2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 22-3 shows the comparator output block diagram.

The TRISF bits will still function as an output enable/ disable for the RF1 and RF2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.





22.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

| Note: | If a change in the CMCON register | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|
| | (C1OUT or C2OUT) should occur when a | | | | | | | | |
| | read operation is being executed (start of | | | | | | | | |
| | the Q2 cycle), then the CMIF (PIR2 | | | | | | | | |
| | register) interrupt flag may not get set. | | | | | | | | |

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

22.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

22.8 Effects of a Reset


A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). However, the input pins (RF3 through RF6) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is also determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

22.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 22-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 22-4: COMPARATOR ANALOG INPUT MODEL



| TABLE 22-1: | REGISTERS ASSOCIATED WITH COMPARATOR MODULE |
|-------------|--|
|-------------|--|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|----------|-----------|--------|--------|--------|--------|--------|--------|----------------------------|
| CMCON | C2OUT | C1OUT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 59 |
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 59 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 60 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 60 |

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

PIC18F8722 FAMILY

NOTES:

23.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 23-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

23.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be

used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR3:CVR0)/24) x (CVRSRC) <u>If CVRR = 0:</u> CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) x (CVRSRC)


The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 28-3 in **Section 28.0 "Electrical Characteristics"**).

REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|---------|------------|---|------------|---------------|---------------------|---------------|-----------------|--------|--|--|
| | CVREN | CVROE ⁽¹⁾ | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | | |
| | bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | | |
| bit 7 | CVREN: C | Comparator Vo | ltage Refe | rence Enab | le bit | | | | | |
| | | F circuit powe | | | | | | | | |
| | | F circuit powe | | | 、 | | | | | |
| bit 6 | | Comparator VF | - | | | | | | | |
| | | F voltage leve | | | | | | | | |
| | | F voltage is di | | | | vкег ріп | | | | |
| | Note 1: | CVROE ove | rrides the | IRISE<25> b | it setting. | | | | | |
| bit 5 | CVRR: Co | CVRR: Comparator VREF Range Selection bit | | | | | | | | |
| | | .667 CVRSRC, | | • | • | 0, | , | | | |
| | | CVRSRC to 0.7 | | | • | ize (high rar | nge) | | | |
| bit 4 | | Comparator VR | | | | | | | | |
| | | arator referen arator referen | | | | | | | | |
| bit 3-0 | CVR3:CV | R0: Comparat | or VREF Va | alue Selectio | on bits ($0 \le ($ | CVR3:CVR | 0) ≤ 15) | | | |
| | When CVF | RR = 1: | | | | | | | | |
| | · · | (CVR3:CVR0) | /24) x (CV | RSRC) | | | | | | |
| | When CVF | | | | () | | | | | |
| | CVREF = (| CVRSRC/4) + (| (CVR3:CV | (C)/32) X | VRSRC) | | | | | |
| | · · · | | | | | | | | | |
| | Legend: | | | | | | | | | |
| | R = Reada | able bit | W = W | ritable bit | | - | bit, read as '0 |)' | | |
| | -n = Value | at POR | '1' = B | it is set | '0' = Bit is | s cleared | x = Bit is ur | nknown | | |

FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



23.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 23-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 28.0 "Electrical Characteristics"**.

23.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

23.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RF5 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

23.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RF5 when it is configured as a digital input will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 23-2 shows an example buffering technique.

FIGURE 23-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 23-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 59 |
| CMCON | C2OUT | C10UT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 59 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 60 |

Legend: Shaded cells are not used with the comparator voltage reference.

NOTES:

24.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

The PIC18F8722 family of devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt. The High/Low-Voltage Detect Control register (Register 24-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in Figure 24-1.

REGISTER 24-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

| R/W-0 | U-0 | R-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-1 |
|---------|-----|-------|--------|-----------|-----------|-----------------------|-----------------------|
| VDIRMAG | _ | IRVST | HLVDEN | HLVDL3(1) | HLVDL2(1) | HLVDL1 ⁽¹⁾ | HLVDL0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

| bit 7 | VDIRMAG: Voltage Direction Magnitude Select bit |
|---------|--|
| | 1 = Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0) |
| | 0 = Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0) |
| bit 6 | Unimplemented: Read as '0' |
| bit 5 | IRVST: Internal Reference Voltage Stable Flag bit |
| | 1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range |
| | Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled |
| bit 4 | HLVDEN: High/Low-Voltage Detect Power Enable bit |
| | 1 = HLVD enabled |
| | 0 = HLVD disabled |
| bit 3-0 | HLVDL3:HLVDL0: Voltage Detection Limit bits ⁽¹⁾ |
| | 1111 = External analog input is used (input comes from the HLVDIN pin) |
| | 1110 = Maximum setting |
| | • |
| | • |
| | 0000 = Minimum setting |
| | Note 1: See Table 28-4 for specifications. |
| | |

| Legend: | | | |
|-------------------|------------------|-----------------------------|------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | 0' = Bit is cleared x = Bit | is unknown |

The module is enabled by setting the HLVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.

24.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL3:HLVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.




FIGURE 24-1: HLVD MODULE BLOCK DIAGRAM (WITH EXTERNAL INPUT)

24.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- 1. Write the value to the HLVDL3:HLVDL0 bits that selects the desired HLVD trip point.
- 2. Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 3. Enable the HLVD module by setting the HLVDEN bit.
- 4. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt if interrupts are desired by setting the HLVDIE and GIE bits (PIE2<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

24.3 Current Consumption

When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B (Section 28.2 "DC Characteristics"). Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.

24.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification parameter D420 (**Section 28.2 "DC Characteristics**"), may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36 (Table 28-12).

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 24-2 or Figure 24-3.




FIGURE 24-2: LOW-VOLTAGE DETECT OPERATION (VDIRMAG = 0)




FIGURE 24-3: HIGH-VOLTAGE DETECT OPERATION (VDIRMAG = 1)


24.5 Applications

In many applications, the ability to detect a drop below or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 24-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "housekeeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit.

FIGURE 24-4:

TYPICAL LOW-VOLTAGE DETECT APPLICATION



24.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

24.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|-----------------------|-----------------------|--------|--------|--------|--------|--------|--------|----------------------------|
| HLVDCON | VDIRMAG | — | IRVST | HLVDEN | HLVDL3 | HLVDL2 | HLVDL1 | HLVDL0 | 58 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| PIR2 | OSCFIF | CMIF | — | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | — | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |
| IPR2 | OSCFIP | CMIP | — | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| TRISA | TRISA7 ⁽¹⁾ | TRISA6 ⁽¹⁾ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 60 |

TABLE 24-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

25.0 SPECIAL FEATURES OF THE CPU

The PIC18F8722 family of devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F8722 family of devices has a Watchdog Timer, which is either permanently enabled via the configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

25.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

| File | e Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default/ Unprogrammed Value |
|---------|-------------------------|----------------------|----------------------|----------------------|----------------------|----------------------|---------|-----------------------|--------|-----------------------------------|
| 300001h | CONFIG1H | IESO | FCMEN | _ | _ | FOSC3 | FOSC2 | FOSC1 | FOSC0 | 00 0111 |
| 300002h | CONFIG2L | — | _ | _ | BORV1 | BORV0 | BOREN1 | BOREN0 | PWRTEN | 1 1111 |
| 300003h | CONFIG2H | _ | — | — | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 | WDTEN | 1 1111 |
| 300004h | CONFIG3L ⁽⁵⁾ | WAIT | BW | ABW1 | ABW0 | _ | _ | PM1 | PM0 | 111111 |
| 300005h | CONFIG3H | MCLRE | — | — | _ | _ | LPT1OSC | ECCPMX ⁽⁵⁾ | CCP2MX | 1011 |
| 300006h | CONFIG4L | DEBUG | XINST | BBSIZ1 | BBSIZ0 | _ | LVP | _ | STVREN | 1000 -1-1 |
| 300008h | CONFIG5L | CP7 ⁽¹⁾ | CP6 ⁽¹⁾ | CP5 ⁽²⁾ | CP4 ⁽²⁾ | CP3 ⁽³⁾ | CP2 | CP1 | CP0 | 1111 1111 |
| 300009h | CONFIG5H | CPD | CPB | — | _ | _ | _ | _ | _ | 11 |
| 30000Ah | CONFIG6L | WRT7 ⁽¹⁾ | WRT6 ⁽¹⁾ | WRT5 ⁽²⁾ | WRT4 ⁽²⁾ | WRT3 ⁽³⁾ | WRT2 | WRT1 | WRT0 | 1111 1111 |
| 30000Bh | CONFIG6H | WRTD | WRTB | WRTC | — | | _ | — | _ | 111 |
| 30000Ch | CONFIG7L | EBRT7 ⁽¹⁾ | EBRT6 ⁽¹⁾ | EBTR5 ⁽²⁾ | EBTR4 ⁽²⁾ | EBTR3 ⁽³⁾ | EBTR2 | EBTR1 | EBTR0 | 1111 1111 |
| 30000Dh | CONFIG7H | — | EBTRB | — | — | | — | _ | _ | -1 |
| 3FFFFEh | DEVID1 ⁽⁴⁾ | DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 | xxxx xxxx |
| 3FFFFFh | DEVID2 ⁽⁴⁾ | DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | xxxx xxxx |

TABLE 25-1: CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices.

2: Unimplemented in PIC18F6527/6622/8527/8622 devices.

3: Unimplemented in PIC18F6527/8527 devices.

4: See Register 25-13 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

5: Unimplemented in PIC18F6527/6622/6627/6722 devices.

DS39646B-page 298

| 25-1: | CONFIGI | CONFIGURATION REGISTER THIGH (BTTE ADDRESS 30000Th) | | | | | | | | | |
|---------|--|---|-------------------------|-------------|----------|------------|--------------|-------|--|--|--|
| | R/P-0 | R/P-0 | U-0 | U-0 | R/P-0 | R/P-1 | R/P-1 | R/P-1 | | | |
| | IESO | FCMEN | — | _ | FOSC3 | FOSC2 | FOSC1 | FOSC0 | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| bit 7 | 1 = Two-S 0 = Two-S | rnal/External beed Start-up beed Start-up | o enabled o disabled | | it | | | | | | |
| bit 6 | 1 = Fail-Sa | ail-Safe Cloo afe Clock Mo afe Clock Mo | nitor enable | d | | | | | | | |
| bit 5-4 | Unimplem | ented: Read | l as '0' | | | | | | | | |
| bit 3-0 | | | | | | | | | | | |
| | 11xx = External RC oscillator, CLKO function on RA6 101x = External RC oscillator, CLKO function on RA6 1001 = Internal oscillator block, CLKO function on RA6, port function on RA7 1000 = Internal oscillator block, port function on RA6 and RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKO function on RA6 0011 = External RC oscillator, CLKO function on RA6 0011 = External RC oscillator, CLKO function on RA6 0011 = External RC oscillator, CLKO function on RA6 0011 = HS oscillator 0010 = HS oscillator 0011 = Katernal RC oscillator, CLKO function on RA6 0010 = HS oscillator 0001 = XT oscillator 0000 = LP oscillator | | | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | R = Reada | able bit | P = Progr | ammable bit | U = Unir | nplemented | bit, read as | '0' | | | |

REGISTER 25-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

-n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 25-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

| U-0 | U-0 | U-0 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
|-------|-----|-----|----------------------|----------------------|-----------------------|-----------|-----------------------|
| — | _ | _ | BORV1 ⁽¹⁾ | BORV0 ⁽¹⁾ | BOREN1 ⁽²⁾ | BOREN0(2) | PWRTEN ⁽²⁾ |
| bit 7 | | | | | | | bit 0 |

- bit 7-5 Unimplemented: Read as '0'
- bit 4-3 BORV1:BORV0: Brown-out Reset Voltage bits⁽¹⁾
 - 11 = Minimum setting
 - •

 - 00 = Maximum setting

bit 2-1 BOREN1:BOREN0: Brown-out Reset Enable bits⁽²⁾

- 11 = Brown-out Reset enabled in hardware only (SBOREN is disabled)
- 10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)
- 01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)
- 00 = Brown-out Reset disabled in hardware and software

bit 0 **PWRTEN:** Power-up Timer Enable bit⁽²⁾

- 1 = PWRT disabled
- 0 = PWRT enabled

Note 1: See Section 28.1 "DC Characteristics: Supply Voltage" for specifications.

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

| Legend: | | |
|------------------------|----------------------|-------------------------------------|
| R = Readable bit | P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | e is unprogrammed | u = Unchanged from programmed state |

REGISTER 25-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

| U-0 | U-0 | U-0 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
|-------|-----|-----|--------|--------|--------|--------|-------|
| — | — | — | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 | WDTEN |
| bit 7 | | | | | | | bit 0 |

bit 7-5 Unimplemented: Read as '0'

bit 4-1 WDTPS3:WDTPS0: Watchdog Timer Postscale Select bits

1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,0961011 = 1:2,048 1010 = 1:1,024 1001 = 1:5121000 = 1:2560111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 **= 1:8** 0010 = 1:4 0001 = 1:2 0000 = 1:1 WDTEN: Watchdog Timer Enable bit 1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)

| Legend: | | |
|-----------------------|----------------------|-------------------------------------|
| R = Readable bit | P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value when devic | e is unprogrammed | u = Unchanged from programmed state |

bit 0

| | R/P-1 | R/P-1 | R/P-1 | R/P-1 | U-0 | U-0 | R/P-1 | R/P-1 | | | |
|---------|--|-------------|-----------------|-------------------------------|-----|-----|-------------|------------|--|--|--|
| | WAIT | BW | ABW1 | ABW0 | _ | — | PM1 | PM0 | | | |
| | bit 7 | | | | | | | bit | | | |
| bit 7 | WAIT: Exte | rnal Bus Da | ta Wait Ena | ble bit | | | | | | | |
| | | | | e for table re and table w | | | the WAIT1:\ | VAIT0 bits | | | |
| bit 6 | BW: Data E | Bus Width S | elect bit | | | | | | | | |
| | 1 = 16-bit External Bus mode | | | | | | | | | | |
| | 0 = 8-bit External Bus mode | | | | | | | | | | |
| bit 5-4 | ABW<1:0>: Address Bus Width Select bits | | | | | | | | | | |
| | 11 = 20-bit address bus | | | | | | | | | | |
| | 10 = 16-bit address bus 01 = 12-bit address bus | | | | | | | | | | |
| | 01 = 12-bit 00 = 8-bit a | | 5 | | | | | | | | |
| bit 3-2 | | ented: Read | d as '0' | | | | | | | | |
| bit 1-0 | PM<1:0>: Processor Data Memory Mode Select bits | | | | | | | | | | |
| | 11 = Microcontroller mode | | | | | | | | | | |
| | 10 = Microprocessor mode | | | | | | | | | | |
| | 01 = Microprocessor with Boot Block mode 00 = Extended Microcontroller mode | | | | | | | | | | |
| | | | | | | | | | | | |

| Legend: | | |
|-----------------|------------------------|-------------------------------------|
| R = Readable b | t P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value wher | device is unprogrammed | u = Unchanged from programmed state |

| REGISTER 25-5: | CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h) |
|----------------|--|
| REGISTER 25-5: | CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h) |

| R/P-1 | U-0 | U-0 | U-0 | U-0 | R/P-0 | R/P-1 | R/P-1 |
|-------|-----|-----|-----|-----|---------|-----------------------|--------|
| MCLRE | — | — | — | | LPT1OSC | ECCPMX ⁽¹⁾ | CCP2MX |
| bit 7 | | | | | | | bit 0 |

bit 7 MCLRE: MCLR Pin Enable bit

 $1 = \overline{MCLR}$ pin enabled; RG5 input pin disabled 0 = RG5 input pin enabled; MCLR disabled

bit 6-3 Unimplemented: Read as '0'

- bit 2 LPT10SC: Low-Power Timer1 Oscillator Enable bit
 - 1 = Timer1 configured for low-power operation

0 = Timer1 configured for higher power operation

bit 1 ECCPMX: ECCP Mux bit⁽¹⁾

- 1 = ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3 respectively
- 0 = ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4 respectively

bit 0 CCP2MX: CCP2 Mux bit

- 1 = ECCP2 input/output is multiplexed with RC1
- 0 = ECCP2 input/output is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode⁽¹⁾. ECCP2 is multiplexed with RE7 in Microcontroller mode.

Note 1: This feature is only available on PIC18F8527/8622/8627/8722 devices.

| Legend: | | |
|-----------------------|----------------------|-------------------------------------|
| R = Readable bit | P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value when devic | e is unprogrammed | u = Unchanged from programmed state |

| REGISTER 25-6: | CONFIG4 | L: CONFIG | URATION | REGISTE | R4LOW(B | YTE ADD | RESS 3000 | 006h) | | |
|----------------|---|---|--------------|--------------|------------------------------|---------|-----------|--------|--|--|
| | R/P-1 | R/P-0 | R/P-0 | R/P-0 | U-0 | R/P-1 | U-0 | R/P-1 | | |
| | DEBUG | XINST | BBSIZ1 | BBSIZ0 | _ | LVP | — | STVREN | | |
| | bit 7 | | | | | | | bit 0 | | |
| bit 7 | 1 = Backgr | ound debug | • | l, RB6 and I | RB7 configur RB7 are dedi | • | • • | • | | |
| bit 6 | XINST: Ext | ended Instru | uction Set E | nable bit | | | | | | |
| | | 1 = Instruction set extension and Indexed Addressing mode enabled 0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode) | | | | | | | | |
| bit 5-4 | BBSIZ<1:0 | >: Boot Blo | ck Size Sele | ect bits | | | | | | |
| | 11 = 4K words (8 Kbytes) Boot Block size 10 = 4K words (8 Kbytes) Boot Block size 01 = 2K words (4 Kbytes) Boot Block size 00 = 1K word (2 Kbytes) Boot Block size | | | | | | | | | |
| bit 3 | Unimplemented: Read as '0' | | | | | | | | | |
| bit 2 | LVP: Single-Supply ICSP™ Enable bit 1 = Single-Supply ICSP enabled 0 = Single-Supply ICSP disabled Unimplemented: Read as '0' STVREN: Stack Full/Underflow Reset Enable bit 1 = Stack full/underflow will cause Reset 0 = Stack full/underflow will not cause Reset | | | | | | | | | |
| | | | | | | | | | | |
| bit 1 | | | | | | | | | | |
| bit 0 | | | | | | | | | | |
| | | | | | | | | | | |
| | Legend: | | | | | | | | | |

| Legend: | | |
|----------------------|--------------------|-------------------------------------|
| R = Readable bit | C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value when devi | ce is unprogrammed | u = Unchanged from programmed state |

u = Unchanged from programmed state

| R/C-1 | R/C-1 | R/C-1 | R/C-1 | R/C-1 | R/C-1 | R/C-1 | R/C-1 |
|--------------------|------------------------------|--------------------|--------------------|--------------------|---------------|---------------|-------------|
| CP7 ⁽¹⁾ | CP6 ⁽¹⁾ | CP5 ⁽²⁾ | CP5 ⁽²⁾ | CP3 ⁽³⁾ | CP2 | CP1 | CP0 |
| bit 7 | | | | | | | bit |
| CP7: Code | Protection I | _{Dit} (1) | | | | | |
| | 7 (01C000-0 7 (01C000-0 | | | | | | |
| CP6: Code | Protection I | _{Dit} (1) | | | | | |
| | 6 (01BFFF-0 6 (01BFFF-0 | | | | | | |
| CP5: Code | Protection I | _{Dit} (2) | | | | | |
| | 5 (014000-01 5 (014000-01 | | • | | | | |
| | Protection I | , | | | | | |
| 1 = Block 4 | 4 (010000-01 4 (010000-01 | 3FFFh) no | | | | | |
| | Protection I | , | • | | | | |
| | 3 (00C000-00 3 (00C000-00 | | | | | | |
| CP2: Code | Protection I | oit | | | | | |
| | 2 (008000-00 2 (008000-00 | | • | | | | |
| CP1: Code | Protection I | oit | | | | | |
| | I (004000-00 I (004000-00 | | | | | | |
| CP0: Code | Protection I | oit | | | | | |
| | 0 (000800, 0 0 (000800, 0 | | | | | ed | |
| Note 1: | Unimpleme bit set. | nted in PIC | 18F6527/66 | 22/6627/852 | 27/8622/862 | 7 devices; n | naintain th |
| 2: | Unimpleme | nted in PIC | 18F6527/66 | 22/8527/862 | 22 devices; ı | maintain this | bit set. |
| 3: | Unimpleme | nted in PIC | 18F6527/85 | 27 devices; | maintain thi | s bit set. | |
| 4: | Boot Block | size is dete | rmined by th | ne BBSIZ<1: | 0> bits in C | ONFIG4L. | |
| Legend: | | | | | | | |
| R = Reada | able bit | C = Clea | rable bit | U = Unir | mplemented | bit, read as | '0' |

REGISTER 25-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

-n = Value when device is unprogrammed

| REGISTER 25-8: | CONFIG5 | 1: CONFIG | URATION | REGISTE | R 5 HIGH (E | BYTE ADDI | RESS 3000 |)09h) | | | | |
|----------------|--|---|---------------|----------|-------------|-------------|--------------|----------|--|--|--|--|
| | R/C-1 | R/C-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| | CPD | CPB | — | — | — | — | — | — | | | | |
| | bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | | |
| bit 7 | CPD: Data | PD: Data EEPROM Code Protection bit | | | | | | | | | | |
| | | 1 = Data EEPROM not code-protected | | | | | | | | | | |
| | | | de-protected | | | | | | | | | |
| bit 6 | | CPB: Boot Block Code Protection bit | | | | | | | | | | |
| | | 1 = Boot Block (00000-0007FFh) not code-protected | | | | | | | | | | |
| | 0 = Boot Block (000000-0007FFh) code-protected | | | | | | | | | | | |
| bit 5-0 | Unimplemented: Read as '0' | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | Legend: | | | | | | | | | | | |
| | R = Reada | ble bit | C = Clear | able bit | U = Unir | mplemented | bit, read as | '0' | | | | |
| | -n = Value | when devic | e is unprogra | ammed | u = Unc | hanged from | programme | ed state | | | | |

u = Unchanged from programmed state

| WRT7 WRT6 WRT5 ⁽²⁾ WRT4 ⁽²⁾ WRT3 ⁽³⁾ WRT2 WRT1 WRT1 bit 7 Image: Strain S |
|---|
| WRT7: Write Protection bit⁽¹⁾ = Block 7 (01C000-01FFFFh) not write-protected = Block 7 (01C000-01FFFFh) write-protected WRT6: Write Protection bit⁽¹⁾ = Block 6 (01BFFF-018000h) not write-protected WRT5: Write Protection bit⁽²⁾ = Block 5 (014000-017FFFh) not write-protected = Block 5 (014000-017FFFh) not write-protected WRT4: Write Protection bit⁽²⁾ = Block 5 (014000-017FFFh) write-protected WRT4: Write Protection bit⁽²⁾ = Block 4 (01000-013FFFh) not write-protected = Block 4 (01000-013FFFh) write-protected WRT3: Write Protection bit⁽³⁾ = Block 4 (01000-013FFFh) not write-protected WRT3: Write Protection bit⁽³⁾ = Block 3 (00C000-00FFFFh) not write-protected WRT2: Write Protection bit = Block 3 (00C000-00FFFFh) not write-protected WRT2: Write Protection bit = Block 2 (008000-00BFFFh) not write-protected WRT1: Write Protection bit = Block 1 (004000-007FFFh) not write-protected WRT1: Write Protection bit = Block 1 (004000-007FFFh) not write-protected WRT0: Write Protection bit = Block 1 (004000-007FFFh) not write-protected = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit = Block 0 (000800, 01000 or 002000⁽⁴⁾-003FFFh) not write-protected = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected WRT2: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| 1 = Block 7 (01C000-01FFFFh) not write-protected 0 = Block 7 (01C000-01FFFFh) write-protected WRT6: Write Protection bit⁽¹⁾ 1 = Block 6 (01BFFF-018000h) not write-protected 0 = Block 6 (01BFFF-018000h) write-protected WRT5: Write Protection bit⁽²⁾ 1 = Block 5 (014000-017FFFh) not write-protected WRT4: Write Protection bit⁽²⁾ 1 = Block 4 (010000-013FFFh) not write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 4 (01000-013FFFh) not write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFFh) not write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00FFFFh) not write-protected 0 = Block 2 (008000-00FFFFh) write-protected 0 = Block 2 (008000-00FFFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh |
| 0 = Block 7 (01C000-01FFFFh) write-protected WRT6: Write Protection bit⁽¹⁾ 1 = Block 6 (01BFFF-018000h) not write-protected 0 = Block 6 (01BFFF-018000h) write-protected WRT5: Write Protection bit⁽²⁾ 1 = Block 5 (014000-017FFFh) not write-protected 0 = Block 5 (014000-017FFFh) write-protected WRT4: Write Protection bit⁽²⁾ 1 = Block 4 (010000-013FFFh) not write-protected 0 = Block 4 (01000-013FFFh) not write-protected 0 = Block 4 (01000-013FFFh) not write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFFh) not write-protected 0 = Block 3 (00C00-00FFFFh) not write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 1 (004000-007FFFh) not write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) not write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/8627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| 1 = Block 6 (01BFFF-018000h) not write-protected 0 = Block 6 (01BFFF-018000h) write-protected WRT5: Write Protection bit⁽²⁾ 1 = Block 5 (014000-017FFFh) not write-protected WRT4: Write Protection bit⁽²⁾ 1 = Block 4 (01000-013FFFh) not write-protected 0 = Block 4 (01000-013FFFh) not write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFh) not write-protected 0 = Block 3 (00C000-00FFFh) not write-protected WRT2: Write Protection bit 1 = Block 3 (00C000-00FFFh) not write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block |
| 0 = Block 6 (01BFFF-018000h) write-protected WRT5: Write Protection bit⁽²⁾ 1 = Block 5 (014000-017FFFh) not write-protected 0 = Block 5 (014000-017FFFh) write-protected WRT4: Write Protection bit⁽²⁾ 1 = Block 4 (010000-013FFFh) not write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFFh) not write-protected WRT2: Write Protection bit 1 = Block 3 (00C000-00FFFFh) not write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00FFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 1 (004000-007FFFh) not write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Blo |
| <pre>WRT5: Write Protection bit⁽²⁾ 1 = Block 5 (014000-017FFFh) not write-protected 0 = Block 5 (014000-017FFFh) write-protected WRT4: Write Protection bit⁽²⁾ 1 = Block 4 (010000-013FFFh) not write-protected 0 = Block 4 (010000-013FFFh) write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFFh) not write-protected 0 = Block 3 (00C000-00FFFFh) write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected WRT0: Write-protected XRT0: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set.</pre> |
| 0 = Block 5 (014000-017FFFh) write-protected WRT4: Write Protection bit⁽²⁾ 1 = Block 4 (010000-013FFFh) not write-protected 0 = Block 4 (010000-013FFFh) write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFh) not write-protected 0 = Block 3 (00C000-00FFFh) write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00FFFh) not write-protected 0 = Block 2 (008000-00FFFh) write-protected WRT1: Write Protection bit 1 = Block 2 (008000-00FFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 0 = Block 1: Unimplemented in PIC18F6527/6622/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| <pre>WRT4: Write Protection bit⁽²⁾ 1 = Block 4 (010000-013FFFh) not write-protected 0 = Block 4 (010000-013FFFh) write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFFh) not write-protected 0 = Block 3 (00C000-00FFFFh) write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 2 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 2 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 2 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 2 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 2 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 2 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (D00800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (D00800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (D00800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (D00800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (D00800, D01000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (D00800, D01000 or 002000⁽⁴⁾-003FFFh) write-protected 3 = Block 0 (D0080FFFh) write-protected 3 = Block 0 (D0080FFFh) write-protected 3 =</pre> |
| 1 = Block 4 (01000-013FFFh) not write-protected 0 = Block 4 (010000-013FFFh) write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFFh) not write-protected 0 = Block 3 (00C000-00FFFFh) write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) not write-protected WRT0: Write Protection bit 1 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Wote 1: Unimplemented in PIC18F6527/6622/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| 0 = Block 4 (010000-013FFFh) write-protected WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFFh) not write-protected 0 = Block 3 (00C000-00FFFh) write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| WRT3: Write Protection bit⁽³⁾ 1 = Block 3 (00C000-00FFFFh) not write-protected 0 = Block 3 (00C000-00FFFh) write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) not write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| 1 = Block 3 (00C000-00FFFFh) not write-protected 0 = Block 3 (00C000-00FFFFh) write-protected WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| 0 = Block 2 (008000-00BFFFh) write-protected WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| 0 = Block 1 (004000-007FFFh) write-protected WRT0: Write Protection bit 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| 1 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) not write-protected 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| 0 = Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) write-protected Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| bit set. 2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set. |
| • |
| 3. Unimplemented in DIC19E6527/9527 dovices: maintain this hit set |
| • |
| 4: Boot Block size is determined by the BBSIZ<1:0> bits in CONFIG4L. |

REGISTER 25-9: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

-n = Value when device is unprogrammed

R = Readable bit

| | | | | | • | | | • | | | | |
|---------|--|---|---------------------|--------------|---|---------------|---------------|------------|--|--|--|--|
| | R/C-1 | R/C-1 | R-1 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| | WRTD | WRTB | WRTC ⁽¹⁾ | — | — | — | — | — | | | | |
| | bit 7 | | | | | | | bit 0 | | | | |
| bit 7 | 1 = Data E | ta EEPROM EPROM not EPROM wri | write-protec | cted | | | | | | | | |
| bit 6 | 1 = Boot B | WRTB: Boot Block Write Protection bit 1 = Boot Block (000000-007FFF, 000FFF or 001FFFh ⁽¹⁾) not write-protected 0 = Boot Block (000000-007FFF, 000FFF or 001FFFh ⁽¹⁾) write-protected | | | | | | | | | | |
| bit 5 | 1 = Configu | • | ters (30000 | 0-3000FFh) | n bit ⁽²⁾ not write-pro write-protec | | | | | | | |
| bit 4-0 | Unimplem | ented: Read | d as '0' | | | | | | | | | |
| | Note 1: Boot Block size is determined by the BBSIZ<1:0> bits in CONFIG4L. | | | | | | | | | | | |
| | 2: | This bit is re | ad-only in no | ormal execut | ion mode; it o | can be writte | n only in Pro | gram mode. | | | | |
| | Legend: | | | | | | | | | | | |

U = Unimplemented bit, read as '0'

u = Unchanged from programmed state

REGISTER 25-10: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

C = Clearable bit

-n = Value when device is unprogrammed

| REGISTER 25-11: | CONFIG7 | L: CONFIG | URATION | IREGISTE | R7LOW (E | BYTE ADDI | RESS 3000 | 0Ch) | | |
|-----------------|--|--|----------------------|--------------------------|----------------------|---------------|---------------|---------------|--|--|
| | R/C-1 | R/C-1 | R/C-1 | R/C-1 | R/C-1 | R/C-1 | R/C-1 | R/C-1 | | |
| | EBTR7 ⁽¹⁾ | EBTR6 ⁽¹⁾ | EBTR5 ⁽²⁾ | EBTR4 ⁽²⁾ | EBTR3 ⁽³⁾ | EBTR2 | EBTR1 | EBTR0 | | |
| | bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | | |
| bit 7 | | | rotection bit | | | | | | | |
| | | | | | from table re | | | | | |
| bit 6 | | = Block 7 (01C000-01FFFFh) protected from table reads executed in other blocks BTR6: Table Read Protection bit ⁽¹⁾ | | | | | | | | |
| Dit O | | | | | from table re | ads execute | d in other h | locks | | |
| | | | | | n table reads | | | | | |
| bit 5 | EBTR5: Ta | able Read P | rotection bit | (2) | | | | | | |
| | | | | | from table re | | | | | |
| | | | <i>,</i> , | | n table reads | executed in | other block | S | | |
| bit 4 | | | rotection bit | | | | | _ | | |
| | 1 = Block 4 (010000-013FFFh) not protected from table reads executed in other blocks 0 = Block 4 (010000-013FFFh) protected from table reads executed in other blocks | | | | | | | | | |
| bit 3 | | • | rotection bit | | i lable leaus | executed in | | 5 | | |
| Site | | | | | from table re | eads execute | ed in other b | locks | | |
| | | | | | n table reads | | | | | |
| bit 2 | EBTR2: Ta | able Read P | rotection bit | | | | | | | |
| | | • | , | | from table re | | | | | |
| | | - | | | n table reads | executed in | other block | S | | |
| bit 1 | | | Protection bit | | from toble re | ada avaauta | d in other bl | ooko | | |
| | 1 = Block 1 (004000-007FFFh) not protected from table reads executed in other blocks 0 = Block 1 (004000-007FFFh) protected from table reads executed in other blocks | | | | | | | | | |
| bit 0 | | | | | | | | | | |
| | 1 = Block | 0 (000800, | 001000 or 0 | 02000 ⁽⁴⁾ -00 | 3FFFh) not p | protected fro | m table read | is executed | | |
| | | er blocks | | | | | | | | |
| | Block 0 (000800, 001000 or 002000⁽⁴⁾-003FFFh) protected from table reads executed in other blocks | | | | | | | | | |
| | Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain this | | | | | | | naintain this | | |
| | | bit set. | | | | | | | | |
| | 2: | Unimplem | ented in PIC | 218F6527/6 | 622/8527/86 | 22 devices; | maintain this | s bit set. | | |
| | | • | | | 527 devices; | | | | | |
| | 4: | Boot Block | size is dete | ermined by t | he BBSIZ<1 | :0> bit in CC | NFIG4L. | | | |

| Legend: | | |
|------------------------|-------------------|-------------------------------------|
| R = Readable bit | C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | e is unprogrammed | u = Unchanged from programmed state |

REGISTER 25-12: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

| U-0 | R/C-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-------|-----|-----|-----|-----|-----|-------|
| _ | EBTRB | — | — | — | _ | — | — |
| bit 7 | | | | | | | bit 0 |

bit 7 Unimplemented: Read as '0'

- bit 6 **EBTRB:** Boot Block Table Read Protection bit
 - 1 = Boot Block (000000-007FFF, 000FFF or 001FFFh⁽¹⁾) not protected from table reads executed in other blocks
 - Boot Block (000000-007FFF, 000FFF or 001FFFh⁽¹⁾) protected from table reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

Note 1: Boot Block size is determined by the BBSIZ<1:0> bits in CONFIG4L.

| Legend: | | |
|----------------------|---------------------|-------------------------------------|
| R = Readable bit | C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value when devi | ice is unprogrammed | u = Unchanged from programmed state |

REGISTER 25-13: DEVID1: DEVICE ID REGISTER 1 FOR THE PIC18F8722 FAMILY

| R | R | R | R | R | R | R | R |
|-------|------|------|------|------|------|------|-------|
| DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 |
| bit 7 | | | | | | | bit 0 |

bit 7-5 **DEV2:DEV0:** Device ID bits

| 001 = PIC18F8722 |
|------------------|
| 111 = PIC18F8627 |
| 101 = PIC18F8622 |
| 011 = PIC18F8527 |
| 000 = PIC18F6722 |
| 110 = PIC18F6627 |
| 100 = PIC18F6622 |
| 010 = PIC18F6527 |

bit 4-0 **REV4:REV0:** Revision ID bits

These bits are used to indicate the device revision.

| Legend: | | |
|------------------------|----------------------|-------------------------------------|
| R = Read-only bit | P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | is unprogrammed | u = Unchanged from programmed state |

REGISTER 25-14: DEVID2: DEVICE ID REGISTER 2 FOR THE PIC18F8722 FAMILY

| R | R | R | R | R | R | R | R |
|-------|------|------|------|------|------|------|-------|
| DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

0001 0100 = PIC18F6722/8722 devices

0001 0011 = PIC18F6527/6622/6627/8527/8622/8627 devices

Note: These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

| Legend: | | |
|------------------------|----------------------|-------------------------------------|
| R = Read-only bit | P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | e is unprogrammed | u = Unchanged from programmed state |

25.2 Watchdog Timer (WDT)

For the PIC18F8722 family of devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexor, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

25.2.1 CONTROL REGISTER

Register 25-15 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable configuration bit, but only if the configuration bit has disabled the WDT.




FIGURE 25-1: WDT BLOCK DIAGRAM

REGISTER 25-15: WDTCON: WATCHDOG TIMER CONTROL REGISTER



bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾

1 = Watchdog Timer is on

0 = Watchdog Timer is off

Note 1: This bit has no effect if the configuration bit, WDTEN, is enabled.

| Legend: | |
|------------------------------------|-------------------|
| R = Readable bit | W = Writable bit |
| U = Unimplemented bit, read as '0' | -n = Value at POR |

TABLE 25-2: SUMMARY OF WATCHDOG TIMER REGISTERS

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-------|--------|-------|-------|-------|-------|-------|--------|----------------------------|
| RCON | IPEN | SBOREN | _ | RI | TO | PD | POR | BOR | 56 |
| WDTCON | — | _ | — | — | — | — | — | SWDTEN | 58 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

25.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTOSC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.


To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IRCF2:IRCF0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

25.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTOSC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power-managed modes, including multiple SLEEP instructions (refer to **Section 3.1.4 "Multiple Sleep Commands**"). In practice, this means that user code can change the SCS1:SCS0 bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.


User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.



25.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 25-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 25-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition) and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 25.3.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

25.4.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.


As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

25.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexor provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexor. The OSCCON register will remain in its Reset state until a power-managed mode is entered.





25.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexor selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the powermanaged clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

25.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events. For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

| Note: | The same logic that prevents false oscilla- |
|-------|--|
| | tor failure interrupts on POR, or wake from |
| | Sleep, will also prevent the detection of |
| | the oscillator's failure to start at all follow- |
| | ing these events. This can be avoided by |
| | monitoring the OSTS bit and using a |
| | timing routine to determine if the oscillator |
| | is taking too long to start. Even so, no |
| | oscillator failure interrupt will be flagged. |

As noted in Section 25.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new powermanaged mode is selected, the primary clock is disabled.

25.5 Program Verification and Code Protection

The user program memory is divided into four blocks for PIC18F6527/8527 devices, five blocks for PIC18F6622/8622 devices, six blocks for PIC18F6627/ 8627 devices and eight blocks for PIC18F6722/8722 devices. One of these is a Boot Block of 2, 4 or 8 Kbytes. The remainder of the memory is divided into blocks on binary boundaries. Each of the blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 25-5 shows the program memory organization for 48, 64, 96 and 128-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 25-3.

FIGURE 25-5: CODE-PROTECTED PROGRAM MEMORY FOR THE PIC18F8722 FAMILY

| 000000h | Code Memory | | | MEM | ORY SIZE/DEVICE | E | |
|----------|-----------------------|------------|----------------------------|---------------------------|---------------------------|----------------------------|--|
| 01FFFFh | | Î | 128 Kbytes (PIC18FX722) | 96 Kbytes (PIC18FX627) | 64 Kbytes (PIC18FX622) | 48 Kbytes (PIC18FX527) | Address Range |
| | | \int | | | | | 000000h |
| | Unimplemented | | Boot Block | Boot Block | Boot Block | Boot Block | 0007FFh* or 000FFFh* or 001FFFh* |
| | Read as '0' | | Block 0 | Block 0 | Block 0 | Block 0 | 000800h* or 001000h* or 002000h* |
| | | | | | | | 003FFFh |
| | | | | | | | 004000h |
| | | | Block 1 | Block 1 | Block 1 | Block 1 | 007EEE |
| 200000h | | | | | | | 007FFFh 008000h |
| 20000011 | | | Block 2 | Block 2 | Block 2 | Block 2 | |
| | | | | | | | 00BFFFh |
| | | | | | | | 00C000h |
| | Configuration | | Block 3 | Block 3 | Block 3 | | |
| | and ID Space | { | | | | | 00FFFFh |
| | | | | | | | 010000h |
| | | | Block 4 | Block 4 | | | |
| | | | | | | | 013FFFh |
| | | | | | | | 014000h |
| | | | Block 5 | Block 5 | | Unimplemented Read '0's | |
| 3FFFFFh | | | | | Unimplemented | | 017FFFh |
| | | | | | Read '0's | | 018000h |
| | | | Block 6 | | | | |
| | | | | Unimplemented | | | 01BFFFh |
| | | | | Read '0's | | | 01C000h |
| | | | Block 7 | | | | |
| | | | | | | | 01FFFFh |
| | zes of memory area | | | | | | |
| ° Bo | oot Block size is del | lermined i | by the BBSIZ<1:0> | DIIS IN CONFIG4L. | | | |

| File Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-----------|----------|----------------------|----------------------|----------------------|----------------------|----------------------|-------|-------|-------|
| 300008h | CONFIG5L | CP7 ⁽¹⁾ | CP6 ⁽¹⁾ | CP5 ⁽²⁾ | CP4 ⁽²⁾ | CP3 ⁽³⁾ | CP2 | CP1 | CP0 |
| 300009h | CONFIG5H | CPD | CPB | | _ | _ | _ | _ | _ |
| 30000Ah | CONFIG6L | WRT7 ⁽¹⁾ | WRT6 ⁽¹⁾ | WRT5 ⁽²⁾ | WRT4 ⁽²⁾ | WRT3 ⁽³⁾ | WRT2 | WRT1 | WRT0 |
| 30000Bh | CONFIG6H | WRTD | WRTB | WRTC | _ | | | — | |
| 30000Ch | CONFIG7L | EBRT7 ⁽¹⁾ | EBRT6 ⁽¹⁾ | EBTR5 ⁽²⁾ | EBTR4 ⁽²⁾ | EBTR3 ⁽³⁾ | EBTR2 | EBTR1 | EBTR0 |
| 30000Dh | CONFIG7H | | EBTRB | _ | — | _ | _ | — | _ |

TABLE 25-3: SUMMARY OF CODE PROTECTION REGISTERS

Legend: Shaded cells are unimplemented.

Note 1: Unimplemented in PIC18F6527/6622/6627/8527/8622/8627 devices; maintain this bit set.

2: Unimplemented in PIC18F6527/6622/8527/8622 devices; maintain this bit set.

3: Unimplemented in PIC18F6527/8527 devices; maintain this bit set.

25.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 25-6 through 25-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer. Refer to the device programming specification for more information.




FIGURE 25-6: TABLE WRITE (WRTn) DISALLOWED





FIGURE 25-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

FIGURE 25-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



25.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

25.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

25.6 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

25.7 In-Circuit Serial Programming

The PIC18F8722 family of devices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

25.8 In-Circuit Debugger

When the DEBUG configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 25-4 shows which resources are required by the background debugger.

| TABLE 25-4: | DEBUGGER RESOURCES |
|-------------|--------------------|
|-------------|--------------------|

| I/O pins: | RB6, RB7 | |
|-----------------|-----------|--|
| Stack: | 2 levels | |
| Program Memory: | 512 bytes | |
| Data Memory: | 10 bytes | |

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to RG5/MCLR/VPP, VDD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

25.9 Single-Supply ICSP Programming

The LVP configuration bit enables Single-Supply ICSP Programming (formerly known as Low-Voltage ICSP Programming or LVP). When Single-Supply Programming is enabled, the microcontroller can be programmed witho<u>ut requiring high voltage being applied to the</u> RG5/MCLR/VPP pin, but the RB5/KBI1/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

While programming, using single-<u>supply</u> programming mode, VDD is applied to the RG5/MCLR/VPP pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
 - 2: By default, Single-Supply ICSP is enabled in unprogrammed devices (as supplied from Microchip) and erased devices.
 - **3:** When Single-Supply Programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
 - 4: When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RB5/KBI1/PGM then becomes available as the digital I/O pin, RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the RG5/ MCLR/VPP pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V.

26.0 INSTRUCTION SET SUMMARY

The PIC18F8722 family of devices incorporates the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

26.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PICmicro[®] instruction sets, while maintaining an easy migration from these PICmicro instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 26-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 26-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 26-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 26-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 26.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 26-1: OPCODE FIELD DESCRIPTIONS

| Field | Description | | | | | |
|-----------------|---|--|--|--|--|--|
| a | RAM access bit: | | | | | |
| | a = 0: RAM location in Access RAM (BSR register is ignored) | | | | | |
| | a = 1: RAM bank is specified by BSR register | | | | | |
| bbb | Bit address within an 8-bit file register (0 to 7). | | | | | |
| BSR | Bank Select Register. Used to select the current RAM bank. | | | | | |
| C, DC, Z, OV, N | | | | | | |
| d | Destination select bit: | | | | | |
| | d = 0: store result in WREG d = 1: store result in file register f | | | | | |
| dest | Destination: either the WREG register or the specified register file location. | | | | | |
| f | 8-bit Register file address (00h to FFh), or 2-bit FSR designator (0h to 3h). | | | | | |
| fs | 12-bit Register file address (000h to FFFh). This is the source address. | | | | | |
| f _d | 12-bit Register file address (000h to FFFh). This is the destination address. | | | | | |
| GIE | Global Interrupt Enable bit. | | | | | |
| k | Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value). | | | | | |
| label | Label name. | | | | | |
| | The mode of the TBLPTR register for the table read and table write instructions. | | | | | |
| mm | Only used with table read and table write instructions: | | | | | |
| * | No Change to register (such as TBLPTR with table reads and writes) | | | | | |
| *+ | Post-Increment register (such as TBLPTR with table reads and writes) | | | | | |
| *_ | Post-Decrement register (such as TBLPTR with table reads and writes) | | | | | |
| +* | Pre-Increment register (such as TBLPTR with table reads and writes) | | | | | |
| n | The relative address (2's complement number) for relative branch instructions or the direct address for | | | | | |
| 11 | Call/Branch and Return instructions. | | | | | |
| PC | Program Counter. | | | | | |
| PCL | Program Counter Low Byte. | | | | | |
| PCH | Program Counter High Byte. | | | | | |
| PCLATH | Program Counter High Byte Latch. | | | | | |
| PCLATU | Program Counter Upper Byte Latch. | | | | | |
| PD | Power-Down bit. | | | | | |
| PRODH | Product of Multiply High Byte. | | | | | |
| PRODL | Product of Multiply Low Byte. | | | | | |
| s | Fast Call/Return mode select bit: | | | | | |
| 2 | s = 0: do not update into/from shadow registers | | | | | |
| | s = 1: certain registers loaded into/from shadow registers (Fast mode) | | | | | |
| TBLPTR | 21-bit Table Pointer (points to a Program Memory location). | | | | | |
| TABLAT | 8-bit Table Latch. | | | | | |
| TO | Time-out bit. | | | | | |
| TOS | Top-of-Stack. | | | | | |
| u | Unused or Unchanged. | | | | | |
| WDT | Watchdog Timer. | | | | | |
| WREG | Working register (accumulator). | | | | | |
| х | Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools. | | | | | |
| Zs | 7-bit offset value for indirect addressing of register files (source). | | | | | |
| z _d | 7-bit offset value for indirect addressing of register files (destination). | | | | | |
| { } | Optional argument. | | | | | |
| [text] | Indicates an indexed address. | | | | | |
| (text) | The contents of text. | | | | | |
| [expr] <n></n> | Specifies bit n of the register indicated by the pointer expr. | | | | | |
| \rightarrow | Assigned to. | | | | | |
| < > | Register bit field. | | | | | |
| e | In the set of. | | | | | |
| | | | | | | |

FIGURE 26-1: GENERAL FORMAT FOR INSTRUCTIONS Byte-oriented file register operations **Example Instruction** 10 9 15 8 7 0 OPCODE f (FILE #) ADDWF MYREG, W, B d а d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) 15 12 11 0 OPCODE f (Source FILE #) MOVFF MYREG1, MYREG2 15 12 11 0 f (Destination FILE #) 1111 f = 12-bit file register address Bit-oriented file register operations 15 12 11 987 0 OPCODE b (BIT #) a f (FILE #) BSF MYREG, bit, B b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 8 7 0 OPCODE k (literal) MOVLW 7Fh k = 8-bit immediate value **Control** operations CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) GOTO Label 15 12 11 0 1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7 0 CALL MYFUNC OPCODE S n<7:0> (literal) 15 12 11 0 n<19:8> (literal) 1111 S = Fast bit 15 11 10 0 BRA MYFUNC OPCODE n<10:0> (literal) 15 8 7 0 OPCODE n<7:0> (literal) BC MYFUNC

TABLE 26-2: PIC18FXXXX INSTRUCTION SET

| Mnemo | onic, | Description | Cualaa | 16-E | Bit Instr | uction V | Vord | Status | Netes |
|----------|---------------------------------|--|------------|------|-----------|----------|------|-----------------|------------|
| Opera | nds | Description | Cycles | MSb | | | LSb | Affected | Notes |
| BYTE-ORI | ENTED (| OPERATIONS | | | | | | | |
| ADDWF | f, d, a | Add WREG and f | 1 | 0010 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2 |
| ADDWFC | f, d, a | Add WREG and Carry bit to f | 1 | 0010 | 00da | ffff | ffff | C, DC, Z, OV, N | 1, 2 |
| ANDWF | f, d, a | AND WREG with f | 1 | 0001 | 01da | ffff | ffff | Z, N | 1,2 |
| CLRF | f, a | Clear f | 1 | 0110 | 101a | ffff | ffff | Z | 2 |
| COMF | f, d, a | Complement f | 1 | 0001 | 11da | ffff | ffff | Z, N | 1, 2 |
| CPFSEQ | f, a | Compare f with WREG, skip = | 1 (2 or 3) | 0110 | 001a | ffff | ffff | None | 4 |
| CPFSGT | f, a | Compare f with WREG, skip > | 1 (2 or 3) | 0110 | 010a | ffff | ffff | None | 4 |
| CPFSLT | f, a | Compare f with WREG, skip < | 1 (2 or 3) | 0110 | 000a | ffff | ffff | None | 1, 2 |
| DECF | f, d, a | Decrement f | 1 | 0000 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4 |
| DECFSZ | f, d, a | Decrement f, Skip if 0 | 1 (2 or 3) | 0010 | 11da | ffff | ffff | None | 1, 2, 3, 4 |
| DCFSNZ | f, d, a | Decrement f, Skip if Not 0 | 1 (2 or 3) | 0100 | 11da | ffff | ffff | None | 1, 2 |
| INCF | f, d, a | Increment f | 1 | 0010 | 10da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4 |
| INCFSZ | f, d, a | Increment f, Skip if 0 | 1 (2 or 3) | 0011 | 11da | ffff | ffff | None | 4 |
| INFSNZ | f, d, a | Increment f, Skip if Not 0 | 1 (2 or 3) | 0100 | 10da | ffff | ffff | None | 1, 2 |
| IORWF | f, d, a | Inclusive OR WREG with f | 1 ΄ | 0001 | 00da | ffff | ffff | Z, N | 1, 2 |
| MOVF | f, d, a | Move f | 1 | 0101 | 00da | ffff | ffff | Z, N | 1 |
| MOVFF | f _s , f _d | Move f _s (source) to 1st word | 2 | 1100 | ffff | ffff | | None | |
| | 3, u | f _d (destination) 2nd word | | 1111 | ffff | ffff | ffff | | |
| MOVWF | f, a | Move WREG to f | 1 | 0110 | 111a | ffff | ffff | None | |
| MULWF | f, a | Multiply WREG with f | 1 | 0000 | 001a | ffff | ffff | None | 1, 2 |
| NEGF | f, a | Negate f | 1 | 0110 | 110a | ffff | ffff | C, DC, Z, OV, N | |
| RLCF | f, d, a | Rotate Left f through Carry | 1 | 0011 | 01da | ffff | ffff | C, Z, N | 1, 2 |
| RLNCF | f, d, a | Rotate Left f (No Carry) | 1 | 0100 | 01da | ffff | | Z, N | , |
| RRCF | f, d, a | Rotate Right f through Carry | 1 | 0011 | 00da | ffff | | C, Z, N | |
| RRNCF | f, d, a | Rotate Right f (No Carry) | 1 | 0100 | 00da | ffff | | Z, N | |
| SETF | f, a | Set f | 1 | 0110 | 100a | ffff | ffff | None | 1, 2 |
| SUBFWB | f, d, a | Subtract f from WREG with borrow | 1 | 0101 | 01da | ffff | ffff | C, DC, Z, OV, N | |
| SUBWF | f, d, a | Subtract WREG from f | 1 | 0101 | 11da | ffff | | C, DC, Z, OV, N | 1, 2 |
| SUBWFB | f, d, a | Subtract WREG from f with | 1 | 0101 | 10da | ffff | ffff | C, DC, Z, OV, N | |
| | | borrow | | | | | | | |
| SWAPF | f, d, a | Swap nibbles in f | 1 | 0011 | 10da | ffff | ffff | None | 4 |
| TSTFSZ | f, a | Test f, skip if 0 | 1 (2 or 3) | 0110 | 011a | ffff | ffff | None | 1, 2 |
| XORWF | f, d, a | Exclusive OR WREG with f | 1 | 0001 | 10da | ffff | ffff | Z, N | |

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

| Mnem | onic, | Deserintion | Cycles | 16-E | Bit Instr | uction V | Nord | Status | Notes |
|----------|---------|--------------------------------|------------|------|-----------|----------|------|------------------------|-------|
| Opera | ands | Description | Cycles | MSb | | | LSb | Affected | Notes |
| BIT-ORIE | NTED OP | ERATIONS | | | | | | | |
| BCF | f, b, a | Bit Clear f | 1 | 1001 | bbba | ffff | ffff | None | 1, 2 |
| BSF | f, b, a | Bit Set f | 1 | 1000 | bbba | ffff | ffff | None | 1, 2 |
| BTFSC | f, b, a | Bit Test f, Skip if Clear | 1 (2 or 3) | 1011 | bbba | ffff | ffff | None | 3, 4 |
| BTFSS | f, b, a | Bit Test f, Skip if Set | 1 (2 or 3) | 1010 | bbba | ffff | ffff | None | 3, 4 |
| BTG | f, b, a | Bit Toggle f | 1 | 0111 | bbba | ffff | ffff | None | 1, 2 |
| CONTRO | L OPERA | TIONS | | | | | | | |
| BC | n | Branch if Carry | 1 (2) | 1110 | 0010 | nnnn | | None | |
| BN | n | Branch if Negative | 1 (2) | 1110 | 0110 | nnnn | nnnn | None | |
| BNC | n | Branch if Not Carry | 1 (2) | 1110 | 0011 | nnnn | nnnn | None | |
| BNN | n | Branch if Not Negative | 1 (2) | 1110 | 0111 | nnnn | nnnn | None | |
| BNOV | n | Branch if Not Overflow | 1 (2) | 1110 | 0101 | nnnn | nnnn | None | |
| BNZ | n | Branch if Not Zero | 1 (2) | 1110 | 0001 | nnnn | nnnn | None | |
| BOV | n | Branch if Overflow | 1 (2) | 1110 | 0100 | nnnn | nnnn | | |
| BRA | n | Branch Unconditionally | 2 | 1101 | 0nnn | nnnn | nnnn | | |
| BZ | n | Branch if Zero | 1 (2) | 1110 | 0000 | nnnn | nnnn | None | |
| CALL | n, s | Call subroutine 1st word | 2 | 1110 | 110s | kkkk | kkkk | None | |
| | | 2nd word | | 1111 | kkkk | kkkk | kkkk | | |
| CLRWDT | — | Clear Watchdog Timer | 1 | 0000 | 0000 | 0000 | | TO, PD | |
| DAW | — | Decimal Adjust WREG | 1 | 0000 | 0000 | 0000 | 0111 | | |
| GOTO | n | Go to address 1st word | 2 | 1110 | 1111 | kkkk | kkkk | None | |
| | | 2nd word | | | kkkk | kkkk | kkkk | | |
| NOP | — | No Operation | 1 | 0000 | 0000 | 0000 | | None | |
| NOP | — | No Operation | 1 | 1111 | | XXXX | | None | 4 |
| POP | — | Pop top of return stack (TOS) | 1 | 0000 | 0000 | 0000 | | None | |
| PUSH | — | Push top of return stack (TOS) | 1 | 0000 | 0000 | 0000 | | None | |
| RCALL | n | Relative Call | 2 | 1101 | 1nnn | nnnn | nnnn | | |
| RESET | | Software device Reset | 1 | 0000 | 0000 | 1111 | 1111 | | |
| RETFIE | S | Return from interrupt enable | 2 | 0000 | 0000 | 0001 | 000s | GIE/GIEH, PEIE/GIEL | |
| RETLW | k | Return with literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None | |
| RETURN | S | Return from Subroutine | 2 | 0000 | 0000 | 0001 | | None | |
| SLEEP | | Go into Standby mode | 1 | 0000 | 0000 | 0000 | 0011 | TO, PD | |

TABLE 26-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

| Mnemo | | | | | , | ruction | Word | Status | |
|-----------|--------|---------------------------------|--------|------|------|---------|------|-----------------|-------|
| Opera | | Description | Cycles | MSb | | | LSb | Affected | Notes |
| LITERAL C | OPERA | TIONS | • | • | | | | - | |
| ADDLW | k | Add literal and WREG | 1 | 0000 | 1111 | kkkk | kkkk | C, DC, Z, OV, N | |
| ANDLW | k | AND literal with WREG | 1 | 0000 | 1011 | kkkk | kkkk | Z, N | |
| IORLW | k | Inclusive OR literal with WREG | 1 | 0000 | 1001 | kkkk | kkkk | Z, N | |
| LFSR | f, k | Move literal (12-bit) 2nd word | 2 | 1110 | 1110 | 00ff | kkkk | None | |
| | | to FSR(f) 1st word | | 1111 | 0000 | kkkk | kkkk | | |
| MOVLB | k | Move literal to BSR<3:0> | 1 | 0000 | 0001 | 0000 | kkkk | None | |
| MOVLW | k | Move literal to WREG | 1 | 0000 | 1110 | kkkk | kkkk | None | |
| MULLW | k | Multiply literal with WREG | 1 | 0000 | 1101 | kkkk | kkkk | None | |
| RETLW | k | Return with literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None | |
| SUBLW | k | Subtract WREG from literal | 1 | 0000 | 1000 | kkkk | kkkk | C, DC, Z, OV, N | |
| XORLW | k | Exclusive OR literal with WREG | 1 | 0000 | 1010 | kkkk | kkkk | Z, N | |
| DATA MEN | IORY ← | PROGRAM MEMORY OPERATI | ONS | | | | | | |
| TBLRD* | | Table Read | 2 | 0000 | 0000 | 0000 | 1000 | None | |
| TBLRD*+ | | Table Read with post-increment | | 0000 | 0000 | 0000 | 1001 | None | |
| TBLRD*- | | Table Read with post-decrement | | 0000 | 0000 | 0000 | 1010 | None | |
| TBLRD+* | | Table Read with pre-increment | | 0000 | 0000 | 0000 | 1011 | None | |
| TBLWT* | | Table Write | 2 | 0000 | 0000 | 0000 | 1100 | None | 5 |
| TBLWT*+ | | Table Write with post-increment | | 0000 | 0000 | 0000 | 1101 | None | 5 |
| TBLWT*- | | Table Write with post-decrement | | 0000 | 0000 | 0000 | 1110 | None | 5 |
| TBLWT+* | | Table Write with pre-increment | | 0000 | 0000 | 0000 | 1111 | None | 5 |

TABLE 26-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

26.1.1 STANDARD INSTRUCTION SET

| ADDLW | ADD Literal to W | ADDWF | ADD W to f |
|-------------------------|---|-------------------|---|
| Syntax: | ADDLW k | Syntax: | ADDWF f {,d {,a}} |
| Operands: | $0 \le k \le 255$ | Operands: | $0 \le f \le 255$ |
| Operation: | $(W) + k \to W$ | | $d \in [0,1]$ |
| Status Affected: | N, OV, C, DC, Z | - Operation: | $a \in [0,1]$ (W) + (f) \rightarrow dest |
| Encoding: | 0000 1111 kkkk kkkk | Status Affected: | |
| Description: | The contents of W are added to the | | N, OV, C, DC, Z |
| | 8-bit literal 'k' and the result is placed in | | 0010 01da ffff ffff |
| M/a rate - | W. | Description: | Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the |
| Words: | 1 | | result is stored back in register 'f' |
| Cycles: | 1 | | (default). |
| Q Cycle Activity: Q1 | Q2 Q3 Q4 | | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the |
| Decode | Read Process Write to | ٦ | GPR bank (default). |
| Decode | literal 'k' Data W | | If 'a' is '0' and the extended instruction |
| | | _ | set is enabled, this instruction operates |
| Example: | ADDLW 15h | | in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See |
| Before Instruc | tion | | Section 26.2.3 "Byte-Oriented and |
| W = After Instructio | 10h | | Bit-Oriented Instructions in Indexed |
| W = | 25h | | Literal Offset Mode" for details. |
| | | Words: | 1 |
| | | Cycles: | 1 |
| | | Q Cycle Activity: | |
| | | Q1 | Q2 Q3 Q4 |
| | | Decode | ReadProcessWrite toregister 'f'Datadestination |
| | | | |
| | | Example: | ADDWF REG, 0, 0 |
| | | Before Instruc | |
| | | W REG | = 17h |
| | | After Instructi | = 0C2h on |
| | | W | = 0D9h |
| | | REG | = 0C2h |

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

| ADDWFC | ADD W and | d Carry | bit to | f | |
|---|---|---|---|-------------------------------------|--|
| Syntax: | ADDWFC | f {,d {, | a}} | | |
| Operands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | | | | |
| Operation: | (W) + (f) + (| $(C) \rightarrow de$ | est | | |
| Status Affected: | N,OV, C, D | C, Z | | | |
| Encoding: | 0010 | 00da | fff | f | ffff |
| Description: | Add W, the location 'f'. placed in W placed in da | lf 'd' is '0 /. lf 'd' is |), the '1', th | resı e re | ult is sult is |
| | If 'a' is '0', ti If 'a' is '1', ti GPR bank | he BSR i | s used | | |
| | If 'a' is 'o' a set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs | ed, this i Literal O never f ≤ .2.3 "By ed Instru | nstruc ffset A 95 (5F te-Ori Ictions | tion ddro h). ento s in | operates essing See ed and Indexed |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| Q1 | Q2 | Q3 | | | Q4 |
| Decode | Read register 'f' | Proce Data | | | /rite to stination |
| Example: | ADDWFC | REG, | 0, 1 | L | |
| Before Instruc | | | | | |
| Carry bit REG W | = 02h = 4Dh | | | | |
| After Instructio Carry bit REG W | | | | | |

| ANDLW | AND Litera | al with W | 1 | | | | | |
|-------------------|-----------------------------|-----------------------------|-----|---|---------------|--|--|--|
| Syntax: | ANDLW | k | | | | | | |
| Operands: | $0 \le k \le 255$ | | | | | | | |
| Operation: | (W) .AND. | (W) .AND. $k \rightarrow W$ | | | | | | |
| Status Affected: | N, Z | N, Z | | | | | | |
| Encoding: | 0000 | 1011 | kkk | k | kkkk | | | |
| Description: | The conter 8-bit literal | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Q Cycle Activity: | | | | | | | | |
| Q1 | Q2 | Q3 | | | Q4 | | | |
| Decode | Read literal 'k' | Proce Data | | ٧ | /rite to W | | | |
| Example: | ANDLW | 05Fh | | | | | | |
| Before Instruc | tion | | | | | | | |
| W | = A3h | | | | | | | |
| After Instruction | | | | | | | | |

| ANDWF | AND W wit | th f | | BC |
|----------------------------|--|--|--|----------------------------------|
| Syntax: | ANDWF | f {,d {,a}} | | Syntax: |
| Operands: | $0 \leq f \leq 255$ | | | Operands |
| | d ∈ [0,1] a ∈ [0,1] | | | Operation |
| Operation: | (W) .AND. | (f) \rightarrow dest | | Status Affe |
| Status Affected: | N, Z | | | Encoding: |
| Encoding: | 0001 | 01da ffi | ff ffff | Descriptio |
| Description: | register 'f'. | Its of W are AN If 'd' is '0', the r s '1', the result f' (default). | esult is stored | |
| | , | he Access Baı he BSR is use (default). | | |
| | | nd the extende | | Words: |
| | in Indexed mode wher Section 26 Bit-Oriente | led, this instruct Literal Offset A never f ≤ 95 (5) 5.2.3 "Byte-Ori ed Instruction set Mode" for | Addressing Fh). See iented and s in Indexed | Cycles: Q Cycle / If Jump: |
| Words: | 1 | | | |
| Cycles: | 1 | | | 0.00 |
| Q Cycle Activity: | | | | ope If No Jurr |
| Q1 | Q2 | Q3 | Q4 | 1 110 0011 |
| Decode | Read register 'f' | Process Data | Write to destination | De |
| Example: Before Instruc | ANDWF | REG, 0, 0 | | Example: |
| W | = 17h | | | Befo |
| REG After Instructio | = C2h | | | After |
| W | = 02h | | | |
| REG | = C2h | | | |

| вс | | Branch if C | Branch if Carry | | | | | | | |
|--------------|---|--|--|------------------|----------------|--|--|--|--|--|
| Synta | ax: | BC n | | | | | | | | |
| Oper | ands: | -128 ≤ n ≤ 1 | 127 | | | | | | | |
| Oper | ation: | , | if Carry bit is '1' (PC) + 2 + 2n \rightarrow PC | | | | | | | |
| Statu | is Affected: | None | | | | | | | | |
| Enco | oding: | 1110 | 0010 1 | nnnn | nnnn | | | | | |
| Desc | cription: | If the Carry will branch. | bit is '1', th | en the j | program | | | | | |
| | | added to the incrementer instruction, PC + 2 + 2r | The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. | | | | | | | |
| Word | ds: | 1 | | | | | | | | |
| Cycle | es: | 1(2) | | | | | | | | |
| Q C If Ju | ycle Activity: imp: | | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | | |
| | Decode | Read literal 'n' | Process Data | V | /rite to PC | | | | | |
| | No operation | No operation | No operation | ор | No peration | | | | | |
| lf No | o Jump: | | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | | |
| | Decode | Read literal | Process | | No | | | | | |
| | | 'n' | Data | ор | eration | | | | | |
| Exan | nple: | HERE | BC 5 | | | | | | | |
| | Before Instruc PC After Instruction | = ad | = address (HERE) | | | | | | | |
| | If Carry PC If Carry PC | = 0; | dress (HEI dress (HER | RE + 1 .E + 2 | | | | | | |

| BCF | Bit Clear f | | | BN | | |
|-------------------|--|--|-----------------------|------------|--|--|
| Syntax: | BCF f, b | {,a} | | Syn | | |
| Operands: | $0 \le f \le 255$ | | | Ope | | |
| | 0≤b≤7 a∈[0,1] | | | Ope | | |
| Operation: | a ∈ [0,1] 0 → f | | | • | | |
| Status Affected: | None | | | Stat | | |
| Encoding: | 1001 | bbba ffi | ff ffff | Enc | | |
| Description: | | pister 'f' is clea | | Des | | |
| | , | he Access Bar he BSR is use (default). | | | | |
| | set is enabl in Indexed mode when Section 26 Bit-Oriente | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | |
| Words: | 1 | | | lf J | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | Q4 | _ | | |
| Decode | Read register 'f' | Process Data | Write register 'f' | lf N | | |
| After Instructi | ction EG = C7h | PLAG_REG, | 7, 0 | <u>Exa</u> | | |

| BN | | Branch if N | legative | | | | | | |
|---|--|---|---|----------------------------------|------------------------|--|--|--|--|
| Synta | ax: | BN n | | | | | | | |
| Oper | ands: | -128 ≤ n ≤ ′ | 127 | | | | | | |
| Oper | ation: | if Negative (PC) + 2 + 2 | | | | | | | |
| Statu | s Affected: | None | | | | | | | |
| Enco | ding: | 1110 | 1110 0110 nnnn nnnn | | | | | | |
| Desc | ription: | If the Nega program wi | | 1', then t | he | | | | |
| | | The 2's con added to th incremente instruction, PC + 2 + 2r two-cycle ir | e PC. Sinc d to fetch t the new a n. This inst | e the PC the next ddress w | ; will have vill be | | | | |
| Word | s: | 1 | | | | | | | |
| Cycle | es: | 1(2) | | | | | | | |
| Q Cy If Ju | ycle Activity: mp: | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | |
| | Decode | Read literal 'n' | Proces: Data | s V | /rite to PC | | | | |
| | No operation | No operation | No operatio | on op | No eration | | | | |
| lf No | Jump: | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | |
| | Decode | Read literal 'n' | Process Data | - | No eration | | | | |
| Exam | nple: | HERE | BN J1 | ump | | | | | |
| | Before Instruc PC After Instructic | = ad | dress (HE | RE) | | | | | |
| After Instruction If Negative = 1; PC = address (Jump) If Negative = 0; PC = address (HERE + 2) | | | | | | | | | |

| BNC | Branch if N | lot Carry | | BNN | | Branch if N | Not Negativ | e | |
|----------------------------------|--------------------------------------|--|---------------------------------------|-----------------|------------------------------------|---|--|-----------------------------|-----------------------|
| Syntax: | BNC n | | | Syntax | : | BNN n | | | |
| Operands: | -128 ≤ n ≤ ′ | 127 | | Operar | nds: | -128 ≤ n ≤ ′ | 127 | | |
| Operation: | if Carry bit i (PC) + 2 + 2 | | | Operat | ion: | if Negative bit is '0' (PC) + 2 + 2n \rightarrow PC | | | |
| Status Affected: | None | | | Status | Affected: | None | | | |
| Encoding: | 1110 | 0011 nn: | nn nnnn | Encodi | ng: | 1110 | 0111 r | nnn | nnnn |
| Description: | , | If the Carry bit is '0', then the program will branch. | | | otion: | If the Nega program wi | tive bit is '0' Il branch. | then t | the |
| | added to the incremente instruction, | d to fetch the the the new addre | e PC will have next ess will be | | | added to the incremente instruction, | nplement nu e PC. Since d to fetch th the new add n. This instru- nstruction. | the PC e next dress v | C will hav vill be |
| Words: | 1 | | | Words: | | 1 | | | |
| Cycles: | 1(2) | | | Cycles | : | 1(2) | | | |
| Q Cycle Activity: If Jump: | | | | Q Cyc If Jum | le Activity: p: | | | | |
| Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | | Q4 |
| Decode | Read literal 'n' | Process Data | Write to PC | | Decode | Read literal 'n' | Process Data | V | Vrite to PC |
| No | No | No | No | | No | No | No | | No |
| operation | operation | operation | operation | | operation | operation | operation | op | peration |
| If No Jump: | | | | lf No J | • | | | | |
| Q1 | Q2 | Q3 | Q4 | r - | Q1 | Q2 | Q3 | | Q4 |
| Decode | Read literal 'n' | Process Data | No operation | | Decode | Read literal 'n' | Process Data | op | No peration |
| Example: | HERE | BNC Jump | | <u>Examp</u> | le: | HERE | BNN Jur | np | |
| Before Instruct | = ad | dress (HERE |) | | PC PC ter Instructi | = ad | dress (HEF | E) | |
| If Carry PC If Carry PC | = 1; | dress (Jump) dress (HERE | + 2) | | lf Negati PC If Negati PC | = ad ve = 1; | dress (Jun dress (HEF | 1. | 2) |

| BNOV | 1 | Branch if N | ot Overflow | | BNZ | | Branch if N | Not Zero | |
|----------------|---|-----------------------------|---|--|--------------|--|------------------------------|-----------------------------|-----------------|
| Syntax | x: | BNOV n | | | Synta | ax: | BNZ n | | |
| Opera | nds: | -128 ≤ n ≤ ′ | 127 | | Oper | ands: | -128 ≤ n ≤ [•] | 127 | |
| Opera | tion: | if Overflow (PC) + 2 + 2 | | | Oper | ation: | if Zero bit is (PC) + 2 + | | |
| Status | Affected: | None | | | Statu | s Affected: | None | | |
| Encoc | ling: | 1110 | 0101 nm | nn nnnn | Enco | ding: | 1110 | 0001 nn | nn nnnn |
| Descr | iption: | If the Overf program wi | low bit is '0', th Il branch. | nen the | Desc | ription: | If the Zero will branch. | bit is '0', then t | he program |
| | added to the PC. Since the PC will haveadded toincremented to fetch the nextincremeinstruction, the new address will beinstructionPC + 2 + 2n. This instruction is then aPC + 2 | | added to th incremente instruction, PC + 2 + 2 | The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. | | | | | |
| Words | 5: | 1 | | | Word | ls: | 1 | | |
| Cycles | 3: | 1(2) | | | Cycle | es: | 1(2) | | |
| Q Cy If Jun | cle Activity: np: | | | | Q C If Ju | ycle Activity: mp: | | | |
| _ | Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 |
| | Decode | Read literal 'n' | Process Data | Write to PC | | Decode | Read literal 'n' | Process Data | Write to PC |
| | No | No | No | No | | No | No | No | No |
| | operation | operation | operation | operation | | operation | operation | operation | operation |
| If No | Jump: | | | | lf No | o Jump: | | | |
| г | Q1 | Q2 | Q3 | Q4 | 1 | Q1 | Q2 | Q3 | Q4 |
| | Decode | Read literal 'n' | Process Data | No operation | | Decode | Read literal 'n' | Process Data | No operation |
| L | | | Data | operation | | | | Data | operation |
| <u>Exam</u> | <u>ple:</u> | HERE | BNOV Jump | | Exan | <u>nple:</u> | HERE | BNZ Jump | |
| | Before Instruction PC = address (HERE) After Instruction | | | | | Before Instruc PC After Instructi If Zero | = ad | dress (HERE) | |
| | If Overflow = 0; PC = address (Jump) If Overflow = 1; PC = address (HERE + 2) | | | | | If Zero PC If Zero PC | = 1; | dress (Jump) dress (HERE | + 2) |

| BRA | | Unconditio | Unconditional Branch | | | | | |
|-------|--|---|--|-------------|----------------|--|--|--|
| Synta | ax: | BRA n | | | | | | |
| Oper | ands: | -1024 ≤ n ≤ | 1023 | | | | | |
| Oper | ation: | (PC) + 2 + | $2n \rightarrow PC$ | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 1101 | 0nnn | nnnn | nnnn | | | |
| Desc | ription: | the PC. Sin incremente instruction, PC + 2 + 2 | Add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. | | | | | |
| Word | ls: | 1 | 1 | | | | | |
| Cycle | es: | 2 | 2 | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | Decode | Read literal 'n' | Proces Data | s V | /rite to PC | | | |
| | No operation | No operation | No operatio | on op | No eration | | | |
| | Before Instruc PC After Instructio | = ad | dress (H | ump ERE) | | | | |
| | PC | = ad | dress (J | ump) | | | | |

| BSF | | Bit Set f | | | | | | |
|-------------|---------------------------------|--|---------------|---------|----------------------|--|--|--|
| Synta | ax: | BSF f, b | {,a} | | | | | |
| Oper | ands: | 0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1] | | | | | | |
| Oper | ation: | $1 \rightarrow \text{f}$ | | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 1000 | bbba | ffff | ffff | | | |
| Desc | ription: | Bit 'b' in re | gister 'f' i | s set. | | | | |
| | | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). | | | | | | |
| | | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | | |
| Word | ls: | 1 | | | | | | |
| Cycle | es: | 1 | 1 | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | 6 | Q4 | | | |
| | Decode | Read register 'f' | Proce Data | | Write egister 'f' | | | |
| <u>Exan</u> | n <u>ple:</u> Refere Instruc | | FLAG_RE | G, 7, 1 | L | | | |

Before Instruction FLAG_REG = 0Ah After Instruction FLAG_REG = 8Ah

| BTFSC | Bit Test File | , Skip if Clear | | BTFSS | ; | Bit Test File | , Skip if Set | |
|--|--|--|------------------------------|---------|---|--|---|-----------------------------------|
| Syntax: | BTFSC f, b | {,a} | | Syntax | | BTFSS f, b | {,a} | |
| Operands: | 0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1] | | | Operar | nds: | 0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1] | | |
| Operation: | skip if (f) | = 0 | | Operat | ion: | skip if (f) | = 1 | |
| Status Affected: | None | | | Status | Affected: | None | | |
| Encoding: | 1011 | bbba ff | ff ffff | Encodi | ng: | 1010 | bbba ff | ff ffff |
| Description: | If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. | | | Descrip | otion: | If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. | | |
| | 'a' is '1', the | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). | | | | | BSR is used to | k is selected. If a select the |
| | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | set is enable Indexed Lite whenever f ≤ Section 26.2 Bit-Oriented | d the extended d, this instructi ral Offset Addr ≤ 95 (5Fh). See 2.3 "Byte-Orie I Instructions et Mode" for d | ion operates in ressing mode ernted and in Indexed | |
| Words: | 1 | | | Words: | | 1 | | |
| Cycles: | | cles if skip and 2-word instruc | | Cycles | : | | ycles if skip an a 2-word instru | |
| Q Cycle Activity: | , | | | Q Cyc | le Activity: | , | | |
| Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 |
| Decode | Read | Process | No | | Decode | Read | Process | No |
| | register 'f' | Data | operation | | | register 'f' | Data | operation |
| lf skip: Q1 | Q2 | Q3 | Q4 | If skip | Q1 | Q2 | Q3 | Q4 |
| No | No | No | No No | Г | No | No | No | No |
| operation | operation | operation | operation | | operation | operation | operation | operation |
| If skip and followe | d by 2-word ins | truction: | | lf skip | and followed | d by 2-word ins | truction: | |
| Q1 | Q2 | Q3 | Q4 | _ | Q1 | Q2 | Q3 | Q4 |
| No | No | No | No | | No | No | No | No |
| operation No operation | operation No operation | operation No operation | operation No operation | - | operation No operation | operation No operation | operation No operation | operation No operation |
| Example: Before Instruct PC After Instruction If FLAG PC If FLAG PC | FALSE : TRUE : tion = add on (1> = 0; = add (1> = 1; | ress (HERE) ress (TRUE) ress (TRUE) |) | | l <u>e:</u> PC ter Instructio If FLAG< PC If FLAG< PC | FALSE : TRUE : tion = add on . 1> = 0; = add 1> = 1; | rfss flag ress (here) ress (false ress (true) | , 1, 0) |

| BTG | Bit Toggle f | BOV | Branch if Overflow | | |
|---------------------------|---|---|--|--|--|
| Syntax: | BTG f, b {,a} | Syntax: | BOV n | | |
| Operands: | $0 \le f \le 255$ | Operands: | -128 ≤ n ≤ 127 | | |
| | 0 ≤ b < 7 a ∈ [0,1] | Operation: | if Overflow bit is '1' (PC) + 2 + 2n \rightarrow PC | | |
| Operation: | $(\overline{f}\!<\!b\!\!>) \to f\!<\!b\!\!>$ | Status Affected: | None | | |
| Status Affected: | None | Encoding: | 1110 0100 nnnn nnnn | | |
| Encoding: Description: | 0111 bbba ffff ffff Bit 'b' in data memory location 'f' is | Description: | If the Overflow bit is '1', then the program will branch. | | |
| | inverted. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction | | The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. | | |
| | | | | | |
| | set is enabled, this instruction operates in Indexed Literal Offset Addressing | Words: | 1 | | |
| | mode whenever $f \le 95$ (5Fh). See | Cycles: | 1(2) | | |
| | Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | Q Cycle Activity: If Jump: | | | |
| Words: | 1 | Q1 | Q2 Q3 Q4 | | |
| Cycles: | 1 | Decode | Read literal Process Write to PC 'n' Data | | |
| Q Cycle Activity | | No | No No No | | |
| Q1 | Q2 Q3 Q4 | operation | operation operation operation | | |
| Decode | ReadProcessWriteregister 'f'Dataregister 'f' | If No Jump: | 00 00 01 | | |
| <u> </u> | | Q1 Decode | Q2 Q3 Q4 Read literal Process No | | |
| Example: | BTG PORTC, 4, 0 | Decode | 'n' Data operation | | |
| Before Insti PORT | ruction: | Example: | HERE BOV Jump | | |
| After Instru PORT | ction: | Before Instru PC After Instruct If Overf PC If Overf PC | iction = address (HERE) tion low = 1; C = address (Jump) low = 0; | | |

| BZ | Branch if Z | lero | | | | |
|-------------------------------|--|--|-----------------|--|--|--|
| Syntax: | BZ n | | | | | |
| Operands: | -128 ≤ n ≤ 1 | 127 | | | | |
| Operation: | if Zero bit is (PC) + 2 + 2 | | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 1110 | 0000 nnr | nn nnnn | | | |
| Description: | If the Zero b will branch. | oit is '1', then t | he program | | | |
| | added to the incremented instruction, PC + 2 + 2r | The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. | | | | |
| Words: | 1 | 1 | | | | |
| Cycles: | 1(2) | 1(2) | | | | |
| Q Cycle Activity: If Jump: | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | |
| Decode | Read literal 'n' | Process Data | Write to PC | | | |
| No | No | No | No | | | |
| operation | operation | operation | operation | | | |
| If No Jump: | | | . | | | |
| Q1 | Q2 | Q3 | Q4 | | | |
| Decode | Read literal 'n' | Process Data | No operation | | | |
| | | Data | oporation | | | |
| Example: | HERE | BZ Jump | | | | |
| Before Instruc | | dress (HERE) | | | | |
| After Instruction | | | | | | |

| | Subroutine | | | |
|---|---|--|---|---|
| Syntax: | CALL k {,s | s} | | |
| Operands: | 0 ≤ k ≤ 104 s ∈ [0,1] | 8575 | | |
| Operation: | $\begin{array}{l} (PC) + 4 \rightarrow TOS, \\ k \rightarrow PC{<}20{:}1{>}, \\ if \ s = 1 \\ (W) \rightarrow WS, \\ (STATUS) \rightarrow STATUSS, \\ (BSR) \rightarrow BSRS \end{array}$ | | | |
| Status Affected: | None | | | |
| Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) | 1110 1111 | 110s k ₁₉ kkk | k ₇ kk kkk | |
| Words: | (PC + 4) is stack. If 's' BSR register respective s STATUSS a update occ 20-bit value CALL is a tr 2 | = 1, the ' ers are al shadow i and BSR urs (defa e 'k' is loa | W, STA so pus registe S. If 's' ult). Th ded int | ATUS and hed into th rs, WS, l = 0, no hen, the to PC<20:1 |
| Cycles: | 2 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | ; | Q4 |
| Decode | Read literal 'k'<7:0>, | Push P stac | | Read litera 'k'<19:8> Write to P0 |
| No | No | No | | No |
| operation | operation | operat | ion | operation |
| Example: | HERE | CALL | THER | E,1 |
| Before Instruct | | | | |

DS39646B-page 336

| CLR | F | Clear f | | | | | | |
|---|-------------------------|--|---------------|------------|---------------------|--|--|--|
| Synt | ax: | CLRF f{, | a} | | | | | |
| Ope | ands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | | | | |
| Oper | ration: | $\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$ | | | | | | |
| Statu | is Affected: | Z | | | | | | |
| Enco | oding: | 0110 | 101a | ffff | ffff | | | |
| Desc | cription: | Clears the register. | contents | of the spe | ecified | | | |
| | | If 'a' is '0', t If 'a' is '1', t GPR bank | he BSR | is used to | | | | |
| | | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | | |
| Word | ds: | 1 | | | | | | |
| Cycl | es: | 1 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | 3 | Q4 | | | |
| | Decode | Read register 'f' | Proce Data | | Write gister 'f' | | | |
| <u>Exar</u> | nple: Before Instruc | | | REG,1 | | | | |
| FLAG_REG = 5Ah After Instruction FLAG_REG = 00h | | | | | | | | |

| CLRWDT | Clear Wate | Clear Watchdog Timer | | | | |
|---------------------------------------|---------------------------------|---|------|----------------|--|--|
| Syntax: | CLRWDT | CLRWDT | | | | |
| Operands: | None | None | | | | |
| Operation: | | | | | | |
| Status Affected: | TO, PD | | | | | |
| Encoding: | 0000 | 0000 | 0000 | 0100 | | |
| Description: | Watchdog post <u>sca</u> ler | CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, TO and PD, are set. | | | | |
| Words: | 1 | 1 | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | 6 | Q4 | | |
| Decode | No operation | Proce Data | | No peration | | |
| Example: | CLRWDT | | | | | |
| Before Instruction WDT Counter = ? | | | | | | |

| Before Instruction | | |
|--------------------|---|-----|
| WDT Counter | = | ? |
| After Instruction | | |
| WDT Counter | = | 00h |
| WDT Postscaler | = | 0 |
| TO | = | 1 |
| PD | = | 1 |

| COMF | Compleme | ent f | | CPF | SEQ | Compare f | with W, Skip | if f = W |
|-----------------------|---------------------------------------|---|-------------------------------------|-------------|-----------------|---|--|------------------------------|
| Syntax: | COMF f | {,d {,a}} | | Synt | ax: | CPFSEQ | f {,a} | |
| Operands: | 0 ≤ f ≤ 255 d ∈ [0,1] | | | Ope | rands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | |
| Operation: | $a \in [0,1]$ $(f) \rightarrow de$ | st | | Ope | ration: | (f) – (W), skip if (f) = (unsigned) | (W) comparison) | |
| Status Affected: | N, Z | | | Statu | us Affected: | None | ompanoon) | |
| Encoding: | 0001 | 11da ff | ff ffff | | oding: | 0110 | 001a ff: | ff ffff |
| Description: | complemer stored in W | ts of register ' nted. If 'd' is '0 /. If 'd' is '1', th < in register 'f' | ', the result is e result is | | cription: | Compares location 'f' | the contents or to the contents an unsigned s | f data memory of W by |
| | lf 'a' is '0', t | he Access Ba he BSR is use | nk is selected. In to select the | | | discarded a | ten the fetched and a NOP is each aking this a two | xecuted |
| | set is enabl in Indexed | nd the extend led, this instru- Literal Offset I never f ≤ 95 (5 | ction operates Addressing | | | , | the Access Ba the BSR is use (default). | |
| | Section 26 Bit-Oriente | 2.3 "Byte-Or d Instruction set Mode" for | iented and is in Indexed | | | set is enab in Indexed | Ind the extend led, this instruct Literal Offset | ction operates Addressing |
| Words: | 1 | | | | | | never f ≤ 95 (5 5 .2.3 "Byte-Or | |
| Cycles: | 1 | | | | | Bit-Oriente | ed Instruction set Mode" for | s in Indexed |
| Q Cycle Activity: | 00 | 00 | 04 | Word | ds: | 1 | | |
| Q1 | Q2 Bood | Q3 | Q4 Write to | Cycl | | 1(2) | | |
| Decode | Read register 'f' | Process Data | destination | 0,0 | | Note: 3 cy | cles if skip and 2-word instru | |
| E | 00175 | 556 0 0 | | QC | ycle Activity: | | | |
| Example: | COMF | REG, 0, 0 | | | Q1 | Q2 | Q3 | Q4 |
| Before Instruc REG | tion = 13h | | | | Decode | Read | Process | No |
| After Instructio | | | | 16 - 1 | | register 'f' | Data | operation |
| REG | = 13h | | | lf sk | Q1 | Q2 | Q3 | Q4 |
| W | = ECh | | | | No | No | No | No |
| | | | | | operation | operation | operation | operation |
| | | | | lf sk | ip and followe | d by 2-word in | struction: | |
| | | | | | | Q2 | Q3 | Q4 |
| | | | | | No | No | No | No |
| | | | | | operation No | operation No | operation No | operation No |
| | | | | | operation | operation | operation | operation |
| | | | | <u>Exar</u> | nple: | HERE NEQUAL EQUAL | CPFSEQ REC : : | G, O |

| | 20112 | • | |
|--|-------------|----------------|----------|
| Before Instruction PC Address W REG | = = = | HERE ? ? | |
| After Instruction | | | |
| If REG PC If REG | = = ≠ | W; | (EQUAL) |
| PC | = | Address | (NEQUAL) |

| CPF | SGT | Compare f | with W, Skip | if f > W | | | | |
|-------------|--|---|---|-----------------|--|--|--|--|
| Synta | ax: | CPFSGT | f {,a} | | | | | |
| Oper | ands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | | | | |
| Oper | ation: | • • • • | (f) – (W), skip if (f) > (W) (unsigned comparison) | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 0110 | 010a fff | f ffff | | | | |
| | ription: | location 'f' t | Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. | | | | | |
| | | If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. | | | | | | |
| | | , | he Access Bar he BSR is used (default). | | | | | |
| | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | | | |
| Word | ls: | 1 | | | | | | |
| Cycle | es: | | ycles if skip ar a 2-word instru | | | | | |
| QC | ycle Activity: | 00 | 02 | 04 | | | | |
| | Q1 Decode | Q2 Read | Q3 Process | Q4 No | | | | |
| | Decode | register 'f' | Data | operation | | | | |
| lf sk | ip: | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | No | No | No | No | | | | |
| | operation | operation | operation | operation | | | | |
| If sk | ip and followed | • | _ | . | | | | |
| | Q1 No | Q2 No | Q3 No | Q4 | | | | |
| | operation | operation | operation | No operation | | | | |
| | No | No | No | No | | | | |
| | operation | operation | operation | operation | | | | |
| <u>Exan</u> | nple: | HERE NGREATER GREATER | CPFSGT RE : : | G, 0 | | | | |
| | Before Instruc | tion | | | | | | |
| | PC W | • | dress (HERE) |) | | | | |
| | VV After Instructio | = ? | | | | | | |
| | If REG | > W; | | | | | | |
| | PC If REG | | dress (GREAT | FER) | | | | |
| | PC | | dress (NGREA | ATER) | | | | |

| CPF | SLT | Compare f | Compare f with W, Skip if f < W | | | |
|---|------------------|---|---|-----------------|--|--|
| Synta | ax: | CPFSLT 1 | f {,a} | | | |
| Oper | ands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | | |
| Oper | ation: | (f) – (W), skip if (f) < (unsigned c | (W) comparison) | | | |
| Statu | s Affected: | None | | | | |
| Enco | ding: | 0110 | 000a fff | f ffff | | |
| Desc | ription: | location 'f' t | the contents of o the contents an unsigned s | of W by | | |
| | | contents of instruction i executed in | If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. | | | |
| | | | he Access Bar he BSR is used (default). | | | |
| Word | ls: | 1 | | | | |
| Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. | | | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | Decode | Read register 'f' | Process Data | No operation | | |
| lf sk | ip: | register i | Dulu | operation | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | No | No | No | No | | |
| | operation | operation | operation | operation | | |
| lf sk | ip and followed | | _ | 04 | | |
| | Q1 No | Q2 No | Q3 No | Q4 No | | |
| | operation | operation | operation | operation | | |
| | No | No | No | No | | |
| | operation | operation | operation | operation | | |
| <u>Exan</u> | nple: | NLESS | NLESS : | | | |
| | Before Instruc | tion | | | | |
| | PC W | = Ad = ? | dress (HERE) |) | | |
| | After Instructio | | | | | |
| | lf REG PC | < W; | | 1 | | |
| | If REG | ≥ W; | | | | |
| | PC | = Ad | dress (NLESS | 3) | | |

| DAW | I | Decimal A | djust W Regis | ster | DEC | F | Decremen | tf | |
|---------------|--|--|---|----------------------------------|-------|--|--|---|-------------------------------------|
| Synta | ax: | DAW | | | Synta | ax: | DECF f{, | d {,a}} | |
| Oper | ands: | None | | | Oper | ands: | $0 \le f \le 255$ | | |
| Operation: | | - | > 9] or [DC = 1 $6 \rightarrow W < 3:0 >;$ | - | | | d ∈ [0,1] a ∈ [0,1] | | |
| | | else | | | Oper | ation: | $(f) - 1 \rightarrow de$ | est | |
| | | (W<3:0>) – | → W<3:0> | | Statu | s Affected: | C, DC, N, 0 | DV, Z | |
| | | If [W<7:4> : | > 9] or [C = 1] | then | Enco | ding: | 0000 | 01da ff | ff ffff |
| | | (W<7:4>) + C = 1; else (W<7:4>) - | $6 \rightarrow W < 7:4>;$ $\rightarrow W < 7:4>$ | | Desc | ription: | result is sto | register 'f'. If ored in W. If 'd ored back in re | ' is '1', the |
| Enco | is Affected: oding: | | | | | | | he BSR is use | nk is selected. ed to select the |
| Desc | ription: | resulting fro variables (e | ts the eight-bit om the earlier a each in packed es a correct pa | addition of two I BCD format) | | | set is enab in Indexed mode wher | | Fh). See |
| Word Cycle | | 1 1 | | | | | Bit-Oriente | • | is in Indexed |
| | | I | | | Word | | 1 | Set would for | uelans. |
| QC | ycle Activity: Q1 | Q2 | Q3 | Q4 | | | | | |
| | Decode | Read | Process | Write | Cycle | | 1 | | |
| | | register W | Data | W | QC | ycle Activity: Q1 | Q2 | Q3 | Q4 |
| <u>Exan</u> | nple 1: | DAW | | | | Decode | Read register 'f' | Process Data | Write to destination |
| | Before Instruc | | | | | | register i | Data | destination |
| | W C DC | = A5h = 0 = 0 | | | Exan | nple: | DECF | CNT, 1, 0 | |
| | After Instructio W C DC | - | | | | Before Instruction CNT Z After Instruction | = 01h = 0 | | |
| Exan | nple 2: | | | | | CNT Z | = 00h = 1 | | |
| | Before Instruc W C DC After Instructio W C | = CEh = 0 = 0 | | | | | | | |
| | DC | = 0 | | | | | | | |

| DEC | FSZ | Decrement | f, Skip if 0 | |
|-------------|-------------------|--|---|--|
| Synt | ax: | DECFSZ f | {,d {,a}} | |
| Oper | rands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | | |
| Oper | ration: | (f) – 1 \rightarrow de skip if resul | | |
| Statu | is Affected: | None | | |
| Enco | oding: | 0010 | 11da fff | f ffff |
| Desc | cription: | decremente placed in W | ts of register 'f ed. If 'd' is '0', f ′. If 'd' is '1', th ⁄. in register 'f' | the result is le result is |
| | | which is alread | is '0', the next eady fetched is s executed ins le instruction. | s discarded |
| | | | ne Access Bar ne BSR is useo (default). | |
| | | set is enabl in Indexed I mode when Section 26 Bit-Oriente | nd the extended ed, this instruct Literal Offset A ever $f \le 95$ (51 .2.3 "Byte-Ori d Instruction set Mode" for | ction operates Addressing Fh). See iented and s in Indexed |
| Word | ds: | 1 | | |
| Cycl | es: | | cles if skip and 2-word instru | |
| QC | ycle Activity: | | | |
| | Q1 | Q2 | Q3 | Q4 |
| | Decode | Read | Process | Write to |
| lf sk | rin: | register 'f' | Data | destination |
| 11 31 | ωp. Q1 | Q2 | Q3 | Q4 |
| | No | No | No | No |
| | operation | operation | operation | operation |
| lf sk | · . | d by 2-word in | _ | |
| | Q1 | Q2 | Q3 | Q4 |
| | No operation | No operation | No operation | No operation |
| | No | No | No | No |
| | operation | operation | operation | operation |
| <u>Exar</u> | nple: | HERE | DECFSZ GOTO | CNT, 1, 1 LOOP |
| | | CONTINUE | 0010 | |
| | Before Instruc | tion | | |
| | PC | = Address | G (HERE) | |
| | After Instruction | on = CNT – 1 | | |
| | If CNT | = 0; | | |
| | PC If CNT | = Address ≠ 0; | G (CONTINUE |) |
| | PC | = Address | G (HERE + 2 |) |
| | | | | |

| DCFSNZ | Decrement | t f, Skip if not | 0 | | |
|--|---|---|--------------------------|--|--|
| Syntax: | DCFSNZ | f {,d {,a}} | | | |
| Operands: | $0 \le f \le 255$ | | | | |
| | d ∈ [0,1] a ∈ [0,1] | | | | |
| Operation: | $a \in [0,1]$ (f) – 1 \rightarrow de | act | | | |
| operation. | skip if resul | | | | |
| Status Affected: | None | | | | |
| Encoding: | 0100 | 11da fff | f ffff | | |
| Description: | decremente placed in W | The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). | | | |
| | instruction discarded a | is not '0', the which is alread and a NOP is ex aking it a two-c | ly fetched is kecuted | | |
| | | he Access Bar he BSR is use (default). | | | |
| If 'a' is '0' and the extended instru- set is enabled, this instruction ope in Indexed Literal Offset Addressir mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented a Bit-Oriented Instructions in Inde | | | | | |
| Words: | 1 | set Mode" for | dotano. | | |
| Cycles: | | ycles if skip ar a 2-word instru | | | |
| Q Cycle Activity: Q1 | 02 | 02 | 04 | | |
| Decode | Q2 Read | Q3 Process | Q4 Write to | | |
| 200000 | register 'f' | Data | destination | | |
| lf skip: | | | | | |
| Q1 | Q2 | Q3 | Q4 | | |
| No operation | No operation | No operation | No operation | | |
| If skip and followed | | | operation | | |
| Q1 | Q2 | Q3 | Q4 | | |
| No | No | No | No | | |
| operation | operation | operation | operation | | |
| No | No | No | No | | |
| operation | operation | operation | operation | | |
| Example: | ZERO | DCFSNZ TEM : : | IP, 1, 0 | | |
| Before Instruc TEMP After Instructic | = | ? | | | |
| TEMP | = | TEMP – 1, | | | |
| | | ., | | | |
| If TEMP PC | = | 0; Address (2 | | | |

| GOTO | | Unconditi | Unconditional Branch | | | | |
|----------------------------------|----------------------|---|---------------------------------------|-------------------------|----------------|--|--|
| Syntax: | | GOTO k | GOTO k | | | | |
| Operands | 3: | $0 \le k \le 10^4$ | 48575 | | | | |
| Operatior | n: | $k \rightarrow PC<2$ | 0:1> | | | | |
| Status Aff | ected: | None | | | | | |
| Encoding 1st word 2nd word | | 1110 1111 | 1111 k ₁₉ kkk | k ₇ k kkł | | kkkk ₀ kkkk ₈ | |
| Description: | | GOTO allov anywhere range. The PC<20:1> instruction | within enti 20-bit va . GOTO is | ire 2-N lue 'k' | /byte is lo | e memory baded into | |
| Words: | | 2 | | | | | |
| Cycles: | | 2 | 2 | | | | |
| Q Cycle | Activity: | | | | | | |
| | Q1 | Q2 | Q3 | | | Q4 | |
| D | ecode | Read literal 'k'<7:0>, | No operat | | 'k' | ad literal <19:8>, ite to PC | |
| | No | No | No | | | No | |
| ор | eration | operation | operat | ion | ор | peration | |
| <u>Example:</u> Afte | r Instructic PC = | | RE HERE) | | | | |

| INCF | Incremen | tf | | | |
|-------------------|--|--|--|--|--|
| Syntax: | INCF f { | ,d {,a}} | | | |
| Operands: | $0 \le f \le 255$ | 5 | | | |
| | d ∈ [0,1] a ∈ [0,1] | | | | |
| Operation: | $(f) + 1 \rightarrow c$ | dest | | | |
| Status Affected | : C, DC, N, | OV, Z | | | |
| Encoding: | 0010 | 10da ff | ff ffff | | |
| Description: | increment placed in V | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). | | | |
| | , | the Access Ba the BSR is use (default). | | | |
| | set is enal in Indexed mode whe Section 2 Bit-Orient | and the extend oled, this instru I Literal Offset <i>i</i> enever f ≤ 95 (5 6.2.3 "Byte-O r ted Instruction fset Mode" for | ction operates Addressing Fh). See iented and is in Indexed | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activi | ty: | | | | |
| Q1 | Q2 | Q3 | Q4 | | |
| Decode | e Read register 'f' | Process Data | Write to destination | | |
| E la | | | | | |
| Example: | INCF | CNT, 1, 0 | 1 | | |
| Before Ins CNT | | | | | |
| Z C DC | = 0 = ? = ? | | | | |
| After Instr | - | | | | |

CNT Z C DC

= = =

| INCF | SZ | Increment | f, Skip if | 0 | | |
|---|--|--|--|-------------------------|-----------------------|--|
| Synta | ax: | INCFSZ f | {,d {,a}} | | | |
| Oper | ands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | | | | |
| Oper | ation: | (f) + 1 \rightarrow de skip if result | | | | |
| Statu | s Affected: | None | | | | |
| Enco | ding: | 0011 | 11da | ffff | ffff | |
| Desc | ription: | incremente placed in W | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. (default) | | | |
| | | If the result which is alre and a NOP i it a two-cyc | eady feto s execute | hed is dis ed instea | scarded | |
| | | lf 'a' is '0', tl lf 'a' is '1', tl GPR bank (| ne BSR i | | | |
| | | set is enabl in Indexed I mode when Section 26 Bit-Oriente | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | |
| Word | s: | 1 | | | | |
| Cycle | es: | | • | kip and f | | |
| QC | ycle Activity: | | | | | |
| ĺ | Q1 | Q2 | Q3 | | Q4 | |
| | Decode | Read register 'f' | Proce Data | | Vrite to stination | |
| lf sk | ip: | register i | Duit | | Stillation | |
| | Q1 | Q2 | Q3 | | Q4 | |
| | No | No | No | | No | |
| | operation | operation | operati | | peration | |
| lf sk | ip and followed | 2 | _ | | _ | |
| I | Q1 | Q2 | Q3 | | Q4 | |
| | No operation | No operation | No operati | | No peration | |
| | No | No | No | | No | |
| | operation | operation | operati | ion o | peration | |
| Example: HERE INCFSZ CNT, 1, (NZERO : ZERO : | | | | | | |
| | Before Instruc PC After Instructic | = Address | 6 (HERE |) | | |
| | CNT If CNT PC | = CNT + 1 = 0; = Address | |) | | |
| | If CNT PC | \neq 0; = Address | | | | |
| | | | | - / | | |

| INFS | NZ | Increment | f, Skip if not (|) | | |
|-------------|--------------------------|-------------------------------|--------------------------------------|-----------------|--|--|
| Synta | ax: | INFSNZ f | {,d {,a}} | | | |
| Oper | rands: | $0 \le f \le 255$ | | | | |
| | | d ∈ [0,1] a ∈ [0,1] | | | | |
| Oner | ration: | (f) + 1 \rightarrow de | est | | | |
| opoi | | skip if resul | - | | | |
| Statu | is Affected: | None | | | | |
| Enco | oding: | 0100 | 10da fff | f ffff | | |
| Desc | cription: | The conten | ts of register 'f | ' are | | |
| | | | d. If 'd' is '0', th | | | |
| | | | /. If 'd' is '1', th | | | |
| | | | k in register 'f' | | | |
| | | | is not '0', the | | | |
| | | | which is alread and a NOP is ex | | | |
| | | | iking it a two-c | | | |
| | | instruction. | | | | |
| | | | he Access Bar | | | |
| | | lf 'a' is '1', ti GPR bank | he BSR is use (default). | d to select the | | |
| | | | nd the extende | | | |
| | | | ed, this instruc | | | |
| | | | Literal Offset A ever f ≤ 95 (5F | 0 | | |
| | | | .2.3 "Byte-Ori | | | |
| | | Bit-Oriente | Bit-Oriented Instructions in Indexed | | | |
| | | Literal Offs | Literal Offset Mode" for details. | | | |
| Word | ds: | 1 | | | | |
| Cycle | es: | 1(2) | alaa if aliin an | d followed | | |
| | | | cles if skip an 2-word instru | | | |
| QC | ycle Activity: | , | | | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | Decode | Read | Process | Write to | | |
| | | register 'f' | Data | destination | | |
| lf sk | | 02 | 02 | 04 | | |
| | Q1 No | Q2 No | Q3 No | Q4 No | | |
| | operation | operation | operation | operation | | |
| lf sk | ip and followe | d by 2-word in | struction: | | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | No | No | No | No | | |
| | operation | operation | operation | operation | | |
| | No | No | No | No | | |
| | operation | operation | operation | operation | | |
| <u>Exar</u> | <u>nple:</u> | HERE ZERO NZERO | INFSNZ REG | , 1, O | | |
| | Before Instruc | tion | | | | |
| | PC | = Address | G (HERE) | | | |
| | After Instruction REG | on = REG + ¹ | 1 | | | |
| | If REG | ≠ 0; | | | | |
| | PC If REG | = Address = 0; | S (NZERO) | | | |
| | PC | = 0, = Address | (ZERO) | | | |
| | | | | | | |

| IORLW | 1 | Inclusive OR Literal with W | | | | |
|----------|--------------------|-------------------------------------|---------------|------|-----------------------------|--|
| Syntax: | | IORLW k | IORLW k | | | |
| Operan | nds: | $0 \le k \le 25$ | 5 | | | |
| Operati | ion: | (W) .OR. k | $x \to W$ | | | |
| Status / | Affected: | N, Z | | | | |
| Encodi | ng: | 0000 | 1001 | kkkk | kkkk | |
| Descrip | otion: | The conte eight-bit lit in W. | | | ed with the It is placed | |
| Words: | | 1 | | | | |
| Cycles: | : | 1 | | | | |
| Q Cyc | le Activity: | | | | | |
| | Q1 | Q2 | Q3 | 3 | Q4 | |
| | Decode | Read literal 'k' | Proce Data | | Write to W | |
| Exampl | le: | IORLW | 35h | | | |
| Be | efore Instruc W | tion = 9Ah | | | | |

BFh

=

After Instruction W

| Syntax: | IORWF f | {,d {,a}} | | |
|---|--|----------------------|------|--|
| Operands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | | | |
| Operation: | (W) .OR. (f | $) \rightarrow dest$ | | |
| Status Affected: | N, Z | | | |
| Encoding: | 0001 | 00da | ffff | ffff |
| Description: | Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). | | | |
| | If 'a' is '0', t If 'a' is '1', t GPR bank | he BSR is | | |
| If 'a' is '0' and the extended instructi set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index Literal Offset Mode" for details. | | | | operates essing See ed and Indexed |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read register 'f' | Process Data | | /rite to stination |
| Example: | IORWF R | ESULT, 0 | , 1 | |

Inclusive OR W with f

| ampie: | LOKME. |
|--------------------|--------|
| Before Instruction | n |
| RESULT = | 13h |
| W = | 91h |
| After Instruction | |
| RESULT = | 13h |
| W = | 93h |

IORWF

DS39646B-page 344

| LFSF | र | Load FS | R | | |
|--|----------------|----------------------------------|------------------------------|----------------------------|-------------------------------------|
| Synta | ax: | LFSR f, | k | | |
| Oper | ands: | $0 \le f \le 2$ $0 \le k \le 40$ |)95 | | |
| Oper | ation: | $k \rightarrow FSR$ | f | | |
| Statu | s Affected: | None | | | |
| Enco | ding: | 1110 1111 | 1110 0000 | 00ff k ₇ kkk | k ₁₁ kkk kkkk |
| Desc | ription: | | it literal 'k' register p | | |
| Word | ls: | 2 | | | |
| Cycle | es: | 2 | | | |
| QC | ycle Activity: | | | | |
| | Q1 | Q2 | Q3 | | Q4 |
| | Decode | Read literal 'k' MSB | Proce Data | a lit N | Write eral 'k' ISB to SRfH |
| | Decode | Read literal 'k' LSB | Proce Data | | te literal o FSRfL |
| Example: LFSR 2, 3ABh After Instruction | | | | | |

| <u>.</u> | шыыс | 2, 5 | - 1 |
|----------------|------|------|-----|
| er Instruction | | | |
| FSR2H | = | 03h | |
| FSR2L | = | ABh | |

| MOVF | Move f |
|------------------|--|
| Syntax: | MOVF f {,d {,a}} |
| Operands: | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] |
| Operation: | $f \rightarrow dest$ |
| Status Affected: | N, Z |
| Encoding: | 0101 00da ffff ffff |
| Description: | The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is |

status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Cycles: Q Cycle Activity:

Words:

| , , | | | |
|--------|--------------|---------|-------|
| Q1 | Q2 | Q3 | Q4 |
| Decode | Read | Process | Write |
| | register 'f' | Data | W |

22h

REG, 0, 0

Example: MOVF Before Instruction REG =

| W | = | FFh |
|-------------------|---|-----|
| After Instruction | | |
| REG | = | 22h |
| W | = | 22h |

1

| MOVFF | Move f to f | | | |
|--|---|---|--|---|
| Syntax: | MOVFF f _s | ,f _d | | |
| Operands: | $0 \le f_{s} \le 409$ $0 \le f_{d} \le 409$ | | | |
| Operation: | $(f_s) \to f_d$ | | | |
| Status Affected: | None | | | |
| Encoding: 1st word (source) 2nd word (destin.) | 1100 1111 | ffff ffff | ffff ffff | ffff _s ffff _d |
| Description: | The conten moved to d Location of in the 4096 FFFh) and can also be FFFh. | estinatior source 'f -byte data location c | n register _s ' can be a space (of destina | ʻf _d '. anywhere 000h to tion ʻf _d ' |
| | Either sour (a useful sp | | | an be W |
| | MOVFF is p transferring peripheral r buffer or ar | a data m egister (s | emory lo such as th | cation to a |
| | The MOVFF PCL, TOSU destination | J, TOSH | | |
| Words: | 2 | | | |
| Cycles: | 2 (3) | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read register 'f' (src) | Proce: Data | | No peration |
| Decode | No operation No dummy | No operati | on re | Write gister 'f' (dest) |

Before Instruction

| Derore motraotion | | | |
|-------------------|---|-----|--|
| REG1 | = | 33h | |
| REG2 | = | 11h | |
| After Instruction | | | |
| REG1 | = | 33h | |
| REG2 | = | 33h | |
| | | | |

| MOVLB | Move Liter | al to Lov | v Nibb | le in BSR |
|--|---------------------|-----------------------|-----------------|-----------------------------|
| Syntax: | MOVLW k | | | |
| Operands: | $0 \le k \le 255$ | | | |
| Operation: | $k\toBSR$ | | | |
| Status Affected: | None | | | |
| Encoding: | 0000 | 0001 | kkkł | c kkkk |
| Description: | • | t Registe ⊳ always | r (BSR remai | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read literal 'k' | Proces Data | | Write literal 'k' to BSR |
| Example: Before Instruct BSR Reg | | 5 h | | |
| After Instructio | | | | |

| MOVLW | Move Lite | ral to W | | |
|------------------|---------------------|----------------|------------|---------------|
| Syntax: | MOVLW | k | | |
| Operands: | $0 \le k \le 255$ | 5 | | |
| Operation: | $k\toW$ | | | |
| Status Affected: | None | | | |
| Encoding: | 0000 | 1110 | kkkk | kkkk |
| Description: | The eight- | bit literal 'k | ' is loade | d into W. |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity | : | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read literal 'k' | Proces Data | s V | /rite to W |
| | | | | |
| Example: | MOVLW | 5Ah | | |

After Instruction

W = 5Ah

| MOVWF | Move W to | f | |
|----------------------------|--|--|--|
| Syntax: | MOVWF | f {,a} | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | |
| Operation: | $(W)\tof$ | | |
| Status Affected: | None | | |
| Encoding: | 0110 | 111a ff: | ff ffff |
| Description: | | from W to regi can be anywh ank. | |
| | , | | nk is selected. d to select the |
| | set is enabl in Indexed I mode when Section 26 Bit-Oriente | nd the extende ed, this instruct Literal Offset A eever f ≤ 95 (5) 2.3 "Byte-Or ed Instruction set Mode" for | ction operates Addressing Fh). See iented and s in Indexed |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Q Cycle Activity: | | | |
| Q1 | Q2 | Q3 | Q4 |
| Decode | Read register 'f' | Process Data | Write register 'f' |
| Example: Before Instruc | tion = 4Fh | REG, O | |
| REG After Instructio | = FFh | | |
| W REG | = 4Fh = 4Fh | | |

| MUL | LW | Multiply L | iteral with W | |
|-------------|--|--|---|---|
| Synta | ax: | MULLW | k | |
| Oper | ands: | $0 \le k \le 255$ | 5 | |
| Oper | ation: | (W) x k \rightarrow | PRODH:PROI | DL |
| Statu | s Affected: | None | | |
| Enco | ding: | 0000 | 1101 kkl | kk kkkk |
| Desc | ription: | out betwee 8-bit literal placed in P | ed multiplicatio in the contents 'k'. The 16-bit RODH:PROD ontains the higl | of W and the result is L register pair. |
| | | W is uncha | inged. | |
| | | None of the | e status flags a | are affected. |
| | | possible in | either Overflow this operation but not detect | A Zero result |
| Word | ls: | 1 | | |
| Cycle | es: | 1 | | |
| QC | ycle Activity: | | | |
| | Q1 | Q2 | Q3 | Q4 |
| | Decode | Read literal 'k' | Process Data | Write registers PRODH: PRODL |
| <u>Exan</u> | nple: | MULLW | 0C4h | |
| | Before Instruct W PRODH PRODL After Instructio W PRODH | = E2 = ? = ? | 2h | |

| Cureteur. | Multiply W w | | | |
|---|--|--|--|---|
| Syntax: | MULWF f {, | a} | | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | |
| Operation: | (W) x (f) \rightarrow PI | RODH:PRO | DL | |
| Status Affected: | None | | | |
| Encoding: | 0000 (| 001a f: | fff | ffff |
| Description: | An unsigned r between the c register file loo stored in the F pair. PRODH W and 'f' are | contents of V cation 'f'. Th PRODH:PR contains the | W and the 16-b ODL rest high b | the it result i egister |
| | None of the s | tatus flags a | are affe | cted. |
| | Note that neith possible in thi possible but n | s operation. | . A Zer | |
| | If 'a' is '0', the 'a' is '1', the B GPR bank (de | SR is used | | |
| | is enabled, thi | | | uction se ates in |
| | is enabled, thi Indexed Litera whenever f < Section 26.2. Bit-Oriented Literal Offset | is instruction al Offset Ado 95 (5Fh). Se 3 "Byte-Or Instruction | n opera dressin ee iented is in In | ates in ag mode and dexed |
| Words: | Indexed Litera whenever f ≤ 5 Section 26.2. Bit-Oriented | is instruction al Offset Ado 95 (5Fh). Se 3 "Byte-Or Instruction | n opera dressin ee iented is in In | ates in ag mode and dexed |
| Words: Cycles: | Indexed Litera whenever f ≤ Section 26.2. Bit-Oriented Literal Offset | is instruction al Offset Ado 95 (5Fh). Se 3 "Byte-Or Instruction | n opera dressin ee iented is in In | ates in ag mode and dexed |
| | Indexed Litera whenever f ≤ 3 Section 26.2. Bit-Oriented Literal Offset | is instruction al Offset Ado 95 (5Fh). Se 3 "Byte-Or Instruction | n opera dressin ee iented is in In | ates in ag mode and dexed |
| Cycles: | Indexed Litera whenever f ≤ 3 Section 26.2. Bit-Oriented Literal Offset | is instruction al Offset Ado 95 (5Fh). Se 3 "Byte-Or Instruction | n opera dressin ee iented is in In | ates in ag mode and dexed |
| Cycles: Q Cycle Activity: | Indexed Litera whenever f ≤ Section 26.2. Bit-Oriented Literal Offset 1 1 | is instruction al Offset Add 95 (5Fh). Se 3 "Byte-Or Instruction : Mode " for | n opera dressin ee iented s in In details | ates in ig mode and dexed |
| Cycles: Q Cycle Activity: Q1 Decode | Indexed Litera whenever f ≤ Section 26.2. Bit-Oriented Literal Offset 1 1 2 Q2 Read register 'f' | als instruction al Offset Add 95 (5Fh). Se 3 "Byte-Or Instruction Mode" for Q3 Process Data | n opera dressin ee iented s in In details | ates in g mode and dexed Q4 Write egisters RODH: |
| Cycles: Q Cycle Activity: Q1 Decode Example: | Indexed Litera whenever f ≤ Section 26.2. Bit-Oriented Literal Offset 1 1 Q2 Read register 'f' | is instruction al Offset Add 95 (5Fh). Se 3 "Byte-Or Instruction : Mode " for Q3 Process | n opera dressin ee iented s in In details | ates in g mode and dexed Q4 Write egisters RODH: |
| Cycles: Q Cycle Activity: Q1 Decode <u>Example:</u> Before Instru W | Indexed Litera whenever f ≤ Section 26.2. Bit-Oriented Literal Offset 1 1 2 Q2 Read register 'f' MULWF ction = C4 | is instruction al Offset Add 95 (5Fh). Se 3 "Byte-Or Instruction • Mode " for Q3 Process Data REG, 1 | n opera dressin ee iented s in In details | ates in g mode and dexed Q4 Write egisters RODH: |
| Cycles: Q Cycle Activity: Q1 Decode Example: Before Instru | Indexed Litera whenever f ≤ Section 26.2. Bit-Oriented Literal Offset 1 1 2 Q2 Read register 'f' MULWF ction = C4 = B5 | is instruction al Offset Add 95 (5Fh). Se 3 "Byte-Or Instruction • Mode " for Q3 Process Data REG, 1 | n opera dressin ee iented s in In details | ates in g mode and dexed Q4 Write egisters RODH: |
| Cycles: Q Cycle Activity: Q1 Decode Example: Before Instru W REG PRODH PRODL | Indexed Litera whenever f ≤ ' Section 26.2. Bit-Oriented Literal Offset 1 1 1 Q2 Read register 'f' MULWF ction = C4 = B5 = ? = ? | is instruction al Offset Add 95 (5Fh). Se 3 "Byte-Or Instruction • Mode " for Q3 Process Data REG, 1 | n opera dressin ee iented s in In details | ates in g mode and dexed Q4 Write egisters RODH: |
| Cycles: Q Cycle Activity: Q1 Decode Example: Before Instru W REG PRODH | Indexed Litera whenever f ≤ ' Section 26.2. Bit-Oriented Literal Offset 1 1 1 Q2 Read register 'f' MULWF ction = C4 = B5 = ? = ? | is instruction al Offset Add 95 (5Fh). Se 3 "Byte-Or Instruction : Mode " for Q3 Process Data REG, 1 | n opera dressin ee iented s in In details | ates in g mode and dexed Q4 Write egisters RODH: |

| NEGF | Negate f | | | |
|------------------|--|---|--|--|
| Syntax: | NEGF f | {,a} | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 255 \\ a \in \ [0,1] \end{array}$ | | | |
| Operation: | $(\overline{f})+1\rightarrow$ | f | | |
| Status Affected: | N, OV, C, I | DC, Z | | |
| Encoding: | 0110 | 110a | ffff | ffff |
| Description: | Location 'f compleme data memo If 'a' is '0', If 'a' is '1', GPR bank | nt. The re ory location the Access the BSR i | esult is plac on 'f'. ss Bank is s used to s | ced in the selected. |
| Words: | If 'a' is '0' a set is enab in Indexed mode whe Section 20 Bit-Orient Literal Off 1 | and the expled, this in Literal O never $f \le 6.2.3$ "By ed Instru | xtended in nstruction ffset Addre 95 (5Fh). te-Oriente ictions in | operates essing See ed and Indexed |

| NOP | | No Opera | tion | | | |
|-------|----------------|--------------|--------------|------------|----|--------------|
| Synta | ax: | NOP | | | | |
| Oper | ands: | None | | | | |
| Oper | ation: | No operati | on | | | |
| Statu | s Affected: | None | | | | |
| Enco | ding: | 0000 1111 | 0000 xxxx | 000 xxx | - | 0000 xxxx |
| Desc | ription: | No operati | on. | | | |
| Word | ls: | 1 | | | | |
| Cycle | es: | 1 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q | 3 | | Q4 |
| | Decode | No | No | | | No |
| | | operation | operat | tion | ор | eration |

Example:

None.

Cycles:

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
|--------|--------------|---------|--------------|
| Decode | Read | Process | Write |
| | register 'f' | Data | register 'f' |

| Example: | NEGF | REG, | 1 |
|----------|-------|------|---|
| Example. | 11001 | кшо, | - |

Before Instruction REG = 0011 1010 [3Ah] After Instruction REG 1100 0110 [C6h] =

| POP | Рор Тор о | f Return Stacl | k |
|----------------------------------|--|---|--|
| Syntax: | POP | | |
| Operands: | None | | |
| Operation: | $(TOS) \rightarrow b$ | it bucket | |
| Status Affected: | None | | |
| Encoding: | 0000 | 0000 000 | 00 0110 |
| Description: | stack and is then becon was pushe This instruc the user to | alue is pulled of s discarded. The nes the previou d onto the retu- ction is provide properly mana- corporate a sof | he TOS value us value that rn stack. ed to enable age the return |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Q Cycle Activity: | | | |
| Q1 | Q2 | Q3 | Q4 |
| Decode | No operation | POP TOS value | No operation |
| Example: | POP GOTO | NEW | |
| Before Instru TOS Stack (1 | ction level down) | = 0031A = 01433 | |
| After Instruct TOS PC | on | = 01433 = NEW | 2h |

| PUS | н | Push Top o | of Ret | urn Stac | :k | |
|-------|---|---|--|--|-------------------------------|-------------------------------------|
| Synta | ax: | PUSH | | | | |
| Oper | ands: | None | | | | |
| Oper | ation: | $(PC + 2) \rightarrow$ | TOS | | | |
| Statu | is Affected: | None | | | | |
| Enco | oding: | 0000 | 0000 | 000 | 0 | 0101 |
| Desc | ription: | The PC + 2 the return s value is pus This instruc software sta then pushin | tack. ⊺ shed d tion al ack by | The prev own on lows imp modifyii | ious the s blem ng T | TOS stack. enting a OS and |
| Word | ds: | 1 | | | | |
| Cycle | es: | 1 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | | Q3 | | Q4 |
| | Decode | PUSH PC + 2 onto return stack | | No ration | ор | No eration |
| Exan | nple: | PUSH | | | | |
| | Before Instruc TOS PC | tion | = = | 345Ah 0124h | | |
| | After Instructio PC TOS Stack (1 | on level down) | = = = | 0126h 0126h 345Ah | | |

| RCA | LL | Relative C | all | | | |
|-------|----------------|--------------------------------|---|--|--|---|
| Synta | ax: | RCALL n | | | | - |
| Oper | ands: | -1024 ≤ n ≤ | 1023 | | | |
| Oper | ation: | (PC) + 2 → (PC) + 2 + | , | ; | | |
| Statu | s Affected: | None | | | | |
| Enco | ding: | 1101 | 1nnn | nnr | nn nnnn | 1 |
| | | address (P stack. Ther | C + 2) is n, add the ' to the P mented to the new n. This in | pushe 2's c C. Sin o fetch addre | omplement ice the PC wil i the next iss will be | |
| Word | ls: | 1 | | | | |
| Cycle | es: | 2 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q3 | 8 | Q4 | _ |
| | Decode | Read literal 'n' PUSH PC | Proce Data | | Write to PC | |

| RES | ET | Reset | | | |
|-------|----------------|-----------------------------|--------|-------|----------|
| Synta | ax: | RESET | | | |
| Oper | ands: | None | | | |
| Oper | ation: | Reset all re affected by | ° | | hat are |
| Statu | is Affected: | All | | | |
| Enco | oding: | 0000 | 0000 | 1111 | 1111 |
| Desc | cription: | This instrue | | | |
| Word | ds: | 1 | | | |
| Cycle | es: | 1 | | | |
| QC | ycle Activity: | | | | |
| | Q1 | Q2 | Q3 | 5 | Q4 |
| | Decode | Start | No | | No |
| | | reset | operat | ion o | peration |

Example: RESET

| After Instruction | |
|-------------------|-------------|
| Registers = | Reset Value |
| Flags* = | Reset Value |

Example: HERE RCALL Jump

to stack

No

operation

No

operation

No

operation

Before Instruction

No

operation

PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2)

| RET | FIE | Return fro | m Interrupt | | RET | LW | Return Lite | eral to W | |
|-------|-----------------|-----------------------|---------------------------------|----------------------|-------|---------------------|----------------------------------|----------------------------------|---------------------------|
| Synta | ax: | RETFIE { | 5} | | Synt | ax: | RETLW k | | |
| Oper | ands: | $s \in [0,1]$ | | | Ope | rands: | $0 \le k \le 255$ | | |
| Oper | ation: | if s = 1 | IEH or PEIE/G | BIEL, | Ope | ration: | k → W, (TOS) → P PCLATU, F | C, PCLATH are u | unchanged |
| | | $(WS) \rightarrow W,$ | \rightarrow STATUS, | | Statu | us Affected: | None | | |
| | | $(BSRS) \rightarrow$ | | | Enco | oding: | 0000 | 1100 kl | kkk kkkk |
| | | PCLATU, P | CLATH are u | nchanged | Desc | cription: | | 0 | ht-bit literal 'k'. |
| Statu | is Affected: | GIE/GIEH, | PEIE/GIEL. | | | | | | loaded from the |
| Enco | oding: | 0000 | 0000 00 | 01 000s | | | • | tack (the retu ddress latch (| , |
| Desc | ription: | | n interrupt. Sta | | | | remains un | changed. | |
| | | • | Stack (TOS) i errupts are en | | Word | ds: | 1 | | |
| | | | er the high or | | Cycl | es: | 2 | | |
| | | 0 | • | t. If 's' = 1, the | QC | cycle Activity: | | | |
| | | | the shadow re and BSRS are | • | | Q1 | Q2 | Q3 | Q4 |
| | | | ponding regis | | | Decode | Read | Process | POP PC |
| | | | | = 0, no update | | | literal 'k' | Data | from stack, write to W |
| | | | gisters occurs | (default). | | No | No | No | No |
| Word | | 1 | | | | operation | operation | operation | operation |
| Cycle | es: | 2 | | | | | | | |
| QC | ycle Activity: | | | _ | Exar | <u>mple:</u> | | | |
| | Q1 | Q2 | Q3 | Q4 | | CALL TABLE | ; W conta | ing table | |
| | Decode | No operation | No operation | POP PC from stack | | CADD IADDD | ; offset | | |
| | | oporation | oporation | Set GIEH or | | | ; W now h | | |
| | | | | GIEL | | | ; table v | alue | |
| | No | No | No | No | TABI | : LE | | | |
| | operation | operation | operation | operation | | ADDWF PCL | ; W = off | set | |
| | | | | | | RETLW k0 | ; Begin t | able | |
| Exan | nple: | RETFIE | 1 | | | RETLW k1 : | ; | | |
| | After Interrupt | | | | | : | | | |
| | PC W BSR | | = TOS = WS = BSRS | | | RETLW kn | ; End of | table | |
| | STATUS | H, PEIE/GIEL | = STATU = 1 | | | Before Instruc W | tion = 07h | | |
| | | | | | | After Instruction | - | | |
| | | | | | | W | = value o | f kn | |

| RET | URN | Return from | n Subro | utine | |
|-------------|--|--|--|---|---|
| Synta | ax: | RETURN | {s} | | |
| Oper | ands: | s ∈ [0,1] | | | |
| Oper | ation: | $(TOS) \rightarrow Pei$ if s = 1 $(WS) \rightarrow W$, (STATUSS) $(BSRS) \rightarrow PCLATU, P$ | → STAT BSR, | | changed |
| Statu | s Affected: | None | | | |
| Enco | ding: | 0000 | 0000 | 000 | 1 001s |
| Desc | ription: | is loaded in 's'= 1, the c | the top to the pro- ontents of S, STATU their corr , STATUS | of the ogram of the JSS a respor S and | stack (TOS) counter. If shadow nd BSRS are nding BSR. If |
| Word | ls: | 1 | | | |
| Cycle | es: | 2 | | | |
| QC | ycle Activity: | | | | |
| | Q1 | Q2 | Q3 | | Q4 |
| | Decode | No operation | Proce Data | | POP PC from stack |
| | No | No | No | | No |
| | operation | operation | operat | ion | operation |
| <u>Exan</u> | n <u>ple:</u> After Instructio PC = TC | | | | |

| RLCF | Rotate Left | f through Car | ., |
|--|--|--|---|
| Syntax: | RLCF f {, | ,d {,a}} | |
| Operands: | $0 \leq f \leq 255$ | | |
| | d ∈ [0,1] | | |
| | a ∈ [0,1] | | |
| Operation: | $(f < n >) \rightarrow de$ | st <n +="" 1="">,</n> | |
| | $(f < 7 >) \rightarrow C,$ | | |
| | $(C) \rightarrow dest <$ | :0> | |
| Status Affected: | C, N, Z | | |
| Encoding: | 0011 | 01da fff | f ffff |
| Description: | one bit to the If 'd' is 'o', th | s of register 'f' e left through t ne result is plac sult is stored b | he Carry flag ced in W. If 'c |
| | , | ne Access Ban ne BSR is useo | k is selected. I to select the |
| | set is enable in Indexed L | default). nd the extende ed, this instruct iteral Offset Ad | tion operates ddressing |
| | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Orientee | default). nd the extende ed, this instruct | tion operates ddressing h). See ented and is in Indexed |
| | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Orientee | default). nd the extende ed, this instruct iteral Offset Ar ever f ≤ 95 (5F 2.3 "Byte-Orie d Instructions | tion operates ddressing h). See ented and a in Indexed letails. |
| Words: | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Oriented Literal Offs | default). ad the extende ed, this instruct iteral Offset Ad ever f ≤ 95 (5F 2.3 "Byte-Oried d Instructions et Mode" for c | tion operates ddressing h). See ented and a in Indexed letails. |
| Words: | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Orientee Literal Offs | default). ad the extende ed, this instruct iteral Offset Ad ever f ≤ 95 (5F 2.3 "Byte-Oried d Instructions et Mode" for c | tion operates ddressing h). See ented and a in Indexed letails. |
| Cycles: | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Oriented Literal Offs | default). ad the extende ed, this instruct iteral Offset Ad ever f ≤ 95 (5F 2.3 "Byte-Oried d Instructions et Mode" for c | tion operates ddressing h). See ented and a in Indexed letails. |
| Cycles: Q Cycle Activity: | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Oriented Literal Offs | default). ad the extende ed, this instruct iteral Offset Ad ever f ≤ 95 (5F 2.3 "Byte-Oried Instructions et Mode" for co registe | tion operates ddressing h). See ented and a in Indexed letails. |
| Cycles: Q Cycle Activity: Q1 | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Oriented Literal Offs 1 1 2 | default). ad the extende ed, this instruct iteral Offset Ar ever f ≤ 95 (5F 2.3 "Byte-Orie d Instructions et Mode" for c ← registe Q3 | tion operates ddressing h). See ented and a in Indexed details. r f |
| Cycles: Q Cycle Activity: | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Oriented Literal Offs C 1 1 1 2 Q2 Read | default). ad the extende ed, this instruct iteral Offset Ar ever f ≤ 95 (5F 2.3 "Byte-Oried d Instructions et Mode" for co ← registe Q3 Process | tion operates ddressing h). See ented and a in Indexed details. r f Q4 Write to |
| Cycles: Q Cycle Activity: Q1 | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Oriented Literal Offs 1 1 2 | default). ad the extende ed, this instruct iteral Offset Ar ever f ≤ 95 (5F 2.3 "Byte-Orie d Instructions et Mode" for c ← registe Q3 | tion operates ddressing h). See ented and a in Indexed details. r f |
| Cycles: Q Cycle Activity: Q1 Decode | If 'a' is '0' ar set is enable in Indexed L mode whene Section 26. Bit-Orientee Literal Offs C 1 1 2 Read register 'f' | default). ad the extende ed, this instruct iteral Offset Ad- ever f ≤ 95 (5F 2.3 "Byte-Oried 1 Instructions et Mode " for co ← registe Q3 Process Data | tion operates ddressing h). See ented and is in Indexed details. r f Q4 Write to destination |
| Cycles: Q Cycle Activity: Q1 Decode Example: | If 'a' is '0' ar set is enable in Indexed L mode when Section 26. Bit-Oriented Literal Offs C 1 1 1 2 Q2 Read register 'f' RLCF | default). ad the extende ed, this instruct iteral Offset Ar ever f ≤ 95 (5F 2.3 "Byte-Oried d Instructions et Mode" for co ← registe Q3 Process | tion operates ddressing h). See ented and is in Indexed details. r f Q4 Write to destination |
| Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct | If 'a' is '0' ar set is enable in Indexed L mode when Section 26. Bit-Oriented Literal Offs C 1 1 1 2 Q2 Read register 'f' RLCF | default). ad the extende ed, this instruct iteral Offset Ad ever f ≤ 95 (5F 2.3 "Byte-Oried d Instructions et Mode" for co ← registe Q3 Process Data REG, 0, | tion operates ddressing h). See ented and is in Indexed details. r f Q4 Write to destination |
| Cycles: Q Cycle Activity: Q1 Decode Example: | If 'a' is '0' ar set is enable in Indexed L mode when Section 26. Bit-Oriented Literal Offs C 1 1 1 2 Q2 Read register 'f' RLCF | default). ad the extende ed, this instruct iteral Offset Ad ever f ≤ 95 (5F 2.3 "Byte-Oried d Instructions et Mode" for co ← registe Q3 Process Data REG, 0, | tion operates ddressing h). See ented and is in Indexed details. r f Q4 Write to destination |
| Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction | If 'a' is '0' ar set is enable in Indexed L mode whend Section 26. Bit-Orientee Literal Offs C 1 1 1 Q2 Read register 'f' RLCF ction = 1110 = 0 | default). ad the extende ed, this instruct iteral Offset Ad ever f ≤ 95 (5F 2.3 "Byte-Oried d Instructions et Mode" for co ← registe Q3 Process Data REG, 0, | tion operates ddressing h). See ented and is in Indexed details. r f Q4 Write to destination |
| Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C | If 'a' is '0' ar set is enable in Indexed L mode whend Section 26. Bit-Oriented Literal Offs C 1 1 1 Q2 Read register 'f' RLCF ction = 1110 = 0 | default). ad the extende ed, this instruct iteral Offset Ad- ever f ≤ 95 (5F 2.3 "Byte-Oried d Instructions et Mode" for co ← registe Q3 Process Data REG, 0, 0110 | tion operates ddressing h). See ented and is in Indexed details. r f Q4 Write to destination |

| RLNCF | Rotate Le | ft f (no carry) | | RRCF |
|-----------------------|--|--|---|--------------------------|
| Syntax: | RLNCF | f {,d {,a}} | | Syntax: |
| Operands: | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] | i | | Operands: |
| Operation: | (f <n>) ightarrowc (f<7>) ightarrowc</n> | lest <n +="" 1="">, lest<0></n> | | Operation: |
| Status Affected: | N, Z | | | |
| Encoding: | 0100 | 01da ff | ff ffff | Status Affected: |
| Description: | The conter | nts of register | 'f' are rotated | Encoding: |
| | is placed i | he left. If 'd' is n W. If 'd' is '1 k in register 'f | | Description: |
| | , | the BSR is use | nk is selected. ed to select the | |
| | mode whe Section 20 Bit-Orient | Literal Offset never $f \le 95$ (§ 5.2.3 "Byte-O ed Instruction (set Mode" for | 5Fh). See riented and ns in Indexed | |
| | 4 | register | f | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | Words: |
| Q1 | Q2 | Q3 | Q4 | Cycles: |
| Decode | Read | Process | Write to | Q Cycle Activity: |
| | register 'f' | Data | destination | Q1 |
| Fuemples | DINGE | DEG 1 | 2 | Decode |
| Example: | RLNCF | REG, 1, | 0 | |
| Before Instruc REG | = 1010 1 | 011 | | Example: |
| After Instruction | 1010 | | | Before Instructi |
| REG | = 0101 0 | 0111 | | REG |
| | | | | After Instruction REG |

| RRCF | Rotate Right f through Carry | | | | | | | |
|-----------------------------------|--|---|---|--|--|--|--|--|
| Syntax: | RRCF f{, | d {,a}} | | | | | | |
| Operands: | $0 \leq f \leq 255$ | 0 ≤ f ≤ 255 | | | | | | |
| | d ∈ [0,1] a ∈ [0,1] | d ∈ [0,1] a ∈ [0,1] | | | | | | |
| Operation | | | | | | | | |
| Operation: | $(f<0>) \rightarrow C$ | $(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow C,$ $(C) \rightarrow dest < 7 >$ | | | | | | |
| Status Affected: | C, N, Z | | | | | | | |
| Encoding: | 0011 | 00da ffi | f fff | | | | | |
| Description: | one bit to th flag. If 'd' is If 'd' is '1', t | The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). | | | | | | |
| | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). | | | | | | | |
| | in Indexed I mode when Section 26 Bit-Oriente | ed, this instruct Literal Offset A never f ≤ 95 (56 .2.3 "Byte-Ori ed Instruction set Mode" for | ddressing ⁻ h). See ented and s in Indexed | | | | | |
| | C C | register | f 🗕 | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Q Cycle Activity: | · | | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | |
| Decode | Read | Process | Write to | | | | | |
| | register 'f' | Data | destination | | | | | |
| Example: | RRCF | REG, 0, (|) | | | | | |
| Before Instruc | tion | | | | | | | |
| REG C | = 1110 0 = 0 | 0110 | | | | | | |
| After Instructio REG W C | = 1110 0 | 0110 0011 | | | | | | |

| RRNCF | Ro | otate Rig | ht f (no | carry) | |
|---|---|--|--|---|--|
| Syntax: | RF | RNCF f | {,d {,a}} | | |
| Operands: | | ≤ f ≤ 255 | | | |
| | | ₌ [0,1] ₌ [0,1] | | | |
| Operation: | | | est <n 1<="" td="" –=""><td>>.</td><td></td></n> | >. | |
| | | 0>) → d | | ., | |
| Status Affected | d: <u>N</u> , | Z | | | |
| Encoding: | | 0100 | 00da | fff | f ffff |
| Description: | on is j | e bit to th placed in | ne right. I | f 'd' is is '1', | ' are rotated '0', the result the result is (default). |
| | se is ' | lected, o 1', then | - | the BS will be | SR value. If 'a' e selected as |
| | se in mo Se Bit | t is enab Indexed ode wher ection 26 t-Oriente | led, this i Literal Of never f ≤ 5.2.3 "By ed Instru | nstruc ffset A 95 (5F te-Ori ctions | ed instruction ction operates ddressing Fh). See ented and s in Indexed |
| | | eral On | set Mode | e" for | details. |
| | LI | | | e" for gister | |
| Words: | 1 | | | | |
| Words: Cycles: | | | | | |
| | 1 1 | | | | |
| Cycles: | 1 1 | | | gister | |
| Cycles: Q Cycle Activ | 1 1 ity: e R | | ► re | gister | f |
| Cycles: Q Cycle Activ Q1 Decod | 1 1 ity: e R reg | Q2 Read ister 'f' | Q3 Proce Data | egister ss | f Q4 Write to |
| Cycles: Q Cycle Activ Q1 Decode Example 1: | 1 1 e R reg | Q2 Read ister 'f' | Q3 Proce | egister ss | f Q4 Write to |
| Cycles: Q Cycle Activ Q1 Decod | 1 1 e R reg RR struction | Q2 Read ister 'f' | Q3 Proce Data | egister ss | f Q4 Write to |
| Cycles: Q Cycle Activ Q1 Decode Example 1: Before Ins | 1 ity: e R reg struction cuction | Q2 Read ister 'f' | Q3 Proce Data REG, 1, | egister ss | f Q4 Write to |
| Cycles: Q Cycle Activ Q1 Decode Example 1: Before Instr After Instr | 1 ity: e R reg RR struction 5 = ruction 5 = | Q2 Read ister 'f' NCF 1 1101 (1110 : | Q3 Proce Data REG, 1, | ss a 0 | f Q4 Write to |
| Cycles: Q Cycle Activ Q1 Decod Example 1: Before In: REG After Insti REG Example 2: Before Ins | 1 ity: e R reg struction = ruction = RR | Q2 Read ister 'f' 1101 (1110 : NCF | Q3 Proce Data REG, 1, 0111 | ss a 0 | f Q4 Write to |
| Cycles: Q Cycle Activ Q1 Decode Example 1: Before Inst REC After Inst REC Example 2: Before Inst W | 1 ity: e R reg struction 5 = ruction 5 = RR struction = | Q2 Read ister 'f' 1101 (1110 : NCF ? | Q3 Proce Data REG, 1, 0111 1011 REG, 0, | ss a 0 | f Q4 Write to |
| Cycles: Q Cycle Activ Q1 Decod Example 1: Before In: REG After Insti REG Example 2: Before Ins | 1 ity: e R reg struction 5 = ruction 5 = RR struction 5 = | Q2 Read ister 'f' 1101 (1110 : NCF | Q3 Proce Data REG, 1, 0111 1011 REG, 0, | ss a 0 | f Q4 Write to |
| Cycles: Q Cycle Activ Q1 Decode Example 1: Before Inst REG After Instr REG Example 2: Before Inst W REG | 1 ity: e R reg struction b = ruction b = RR struction c = ruction c = | Q2 Read ister 'f' 1101 (1110 : NCF : 1101 (1110 : | Q3 Proce Data REG, 1, 0111 1011 REG, 0, | ss a 0 | f Q4 Write to |

| SETF | Set f | | | | | | |
|--|---|---|--|--|--|--|--|
| Syntax: | SETF f{,; | SETF f {,a} | | | | | |
| Operands: | 0 ≤ f ≤ 255 | | | | | | |
| • | a ∈ [0,1] | | | | | | |
| Operation: | $FFh\tof$ | | | | | | |
| Status Affected: | None | None | | | | | |
| Encoding: | 0110 | 100a | ffff | ffff | | | |
| Description: | The conten are set to F | | specified r | egister | | | |
| | If 'a' is '0', t If 'a' is '1', t GPR bank | he BSR is | | | | | |
| | 10 () . () | | tended in | struction | | | |
| | If 'a' is 'o' a set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs | ed, this ir Literal Off never f ≤ 9 .2.3 "Byte ed Instruc | nstruction (set Addre (5Fh). (e-Oriente ctions in | operates essing See ed and Indexed | | | |
| Words: | set is enabl in Indexed mode wher Section 26 Bit-Oriente | ed, this ir Literal Off never f ≤ 9 .2.3 "Byte ed Instruc | nstruction (set Addre (5Fh). (e-Oriente ctions in | operates essing See ed and Indexed | | | |
| Words: Cycles: | set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs | ed, this ir Literal Off never f ≤ 9 .2.3 "Byte ed Instruc | nstruction (set Addre (5Fh). (e-Oriente (ctions in | operates essing See ed and Indexed | | | |
| Cycles: | set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs | ed, this ir Literal Off never f ≤ 9 .2.3 "Byte ed Instruc | nstruction (set Addre (5Fh). (e-Oriente (ctions in | operates essing See ed and Indexed | | | |
| | set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs | ed, this ir Literal Off never f ≤ 9 .2.3 "Byte ed Instruc | nstruction (set Addre (5Fh). (e-Oriente (ctions in | operates essing See ed and Indexed | | | |
| Cycles: Q Cycle Activity: | set is enabl in Indexed mode when Section 26 Bit-Oriente Literal Offs 1 1 2 2 Read | ed, this ir Literal Off never f ≤ 9 .2.3 "Byta ed Instruct set Mode | struction iset Addre 35 (5Fh). 3 e-Oriente ctions in " for deta | operates essing See ed and Indexed ils. | | | |
| Cycles: Q Cycle Activity: Q1 | set is enabl in Indexed mode when Section 26 Bit-Oriente Literal Offs 1 1 2 | ed, this ir Literal Off never f ≤ 9 .2.3 "Byta ed Instruct set Mode | struction iset Addre 35 (5Fh). 3 e-Oriente ctions in " for deta | operates sessing See ed and Indexed ils. Q4 | | | |
| Cycles: Q Cycle Activity: Q1 Decode | set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs 1 1 2 Q2 Read register 'f' | ed, this ir Literal Off lever f ≤ 9 .2.3 "Byt ed Instruct set Mode Q3 Proces Data | astruction fiset Addre 05 (5Fh). S e-Oriente ctions in " for deta | operates sessing See ed and Indexed ils. Q4 Write | | | |
| Cycles: Q Cycle Activity: Q1 Decode Example: | set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs 1 1 2 Read register 'f' | ed, this ir Literal Off never f ≤ 9 .2.3 "Byta ed Instruct set Mode | astruction fiset Addre 05 (5Fh). S e-Oriente ctions in " for deta | operates sessing See ed and Indexed ils. Q4 Write | | | |
| Cycles: Q Cycle Activity: Q1 Decode | set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs 1 1 2 Read register 'f' | ed, this ir Literal Off never f ≤ 9 .2.3 "Byta ed Instruct set Mode Q3 Proces Data REG | astruction fiset Addre 05 (5Fh). S e-Oriente ctions in " for deta | operates sessing See ed and Indexed ils. Q4 Write | | | |
| Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruc | set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs 1 1 2 Read register 'f' SETF tion = 5A | ed, this ir Literal Off never f ≤ 9 .2.3 "Byta ed Instruct set Mode Q3 Proces Data REG | astruction fiset Addre 05 (5Fh). S e-Oriente ctions in " for deta | operates sessing See ed and Indexed ils. Q4 Write | | | |

| SLEEP | Enter Slee | ep Mode | | SUBFWB | Subtract f fi | om W with B | orrow |
|-------------------|--|--|-------------------------------------|--|---------------------------------|---|-----------------------------------|
| Syntax: | SLEEP | | | Syntax: | SUBFWB | f {,d {,a}} | |
| Operands: | None | | | Operands: | $0 \le f \le 255$ | | |
| Operation: | $00h \rightarrow WE$ | DT, | | | d ∈ [0,1] | | |
| | | postscaler, | | 0 | a ∈ [0,1] | . | |
| | $1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD}$ | | | Operation: | $(W) - (f) - (\overline{C})$ | | |
| Status Affected: | TO, PD | | | Status Affected: | N, OV, C, D0 | | |
| Encoding: | 0000 | 0000 000 | 0 0011 | Encoding: | 0101 | 01da ffi | |
| Description: | The Powe cleared. T is set. The | Pr-Down status he Time-out state Watchdog Time are cleared. | bit (PD) <u>is</u> atus bit (TO) | Description: | (borrow) from method). If 'o | , the result is | plement sult is stored in |
| | | ssor is put into scillator stoppe | | | 'a' is '1', the | BSR is used t | k is selected. If o select the |
| Words: | 1 | | | | GPR bank (o | | d in atrustian |
| Cycles: | 1 | | | | | d the extende d. this instruct | ion operates in |
| Q Cycle Activity: | _ | _ | | | Indexed Lite | ral Offset Add | ressing mode |
| Q1 | Q2 No | Q3 | Q4 | | | ≦ 95 (5Fh). Se 2 .3 "Byte-Ori e | |
| Decode | operation | Process Data | Go to Sleep | | Bit-Oriented | Instructions | in Indexed |
| Example: | SLEEP | | | Words: | 1 | | |
| Before Instruc | | | | Cycles: | 1 | | |
| $\frac{TO}{TO} =$ | ? | | | Q Cycle Activity: | | | |
| PD = | ? | | | Q1 | Q2 | Q3 | Q4 |
| After Instruction | on 1 † | | | Decode | Read | Process | Write to |
| $\frac{10}{PD} =$ | 0 | | | | register 'f' | Data | destination |
| † If WDT causes | wake-up, this b | bit is cleared. | | Example 1: Before Instru REG W C | = 3 = 2 = 1 | REG, 1, 0 | 0 |
| | | | | After Instruct REG | = FF | | |
| | | | | W C Z | = 2 = 0 = 0 | | _ |
| | | | | N <u>Example 2:</u> | = 1 ; re SUBFWB | REG, 0, 0 | |
| | | | | Before Instru | | KEG, 0, 1 | |
| | | | | REG W C | = 2 = 5 = 1 | | |
| | | | | After Instruct | | | |
| | | | | REG W | = 2 = 3 | | |
| | | | | С | = 1 | | |
| | | | | Z N | = 0 = 0 ; re | esult is positive | Э |
| | | | | Example 3: | SUBFWB | REG, 1, (| |
| | | | | Before Instru | | | |
| | | | | REG W C | = 1 = 2 = 0 | | |
| | | | | After Instruct | lian | | |

After Instruction

REG W C Z N

= 0 = 2 = 1 = 1 = 0

; result is zero

| SUBLW | 5 | Subtrac | ct | W from l | iteral | | |
|---------------------|---------|-------------------|---------------|----------------|--------|------|---------------|
| Syntax: | 5 | SUBLW k | | | | | |
| Operands: | C | $0 \le k \le 255$ | | | | | |
| Operation: | k | (W) – | \rightarrow | W | | | |
| Status Affected: | ١ | 1, OV, (| С, | DC, Z | | | |
| Encoding: | Γ | 0000 | | 1000 | kk} | ck | kkkk |
| Description: | | | | acted from | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | | Q2 | | Q3 | | | Q4 |
| Decode | - | Read eral 'k' | | Proce: Data | | V | Vrite to W |
| | 1 | | | | 1 | | VV |
| Example 1: | | SUBLW | (| 02h | | | |
| Before Instruc W | ction | 016 | | | | | |
| C | = | 01h ? | | | | | |
| After Instructi | on | | | | | | |
| W C | = | 01h 1 | | result is p | ocitiv | ~ | |
| Z | = | 0 | , | iesuit is p | JUSIII | e | |
| N | = | 0 | | | | | |
| Example 2: | S | SUBLW | (| 02h | | | |
| Before Instruc | ction | | | | | | |
| W C | = | 02h ? | | | | | |
| After Instructi | on | | | | | | |
| W | = | 00h | | | | | |
| C Z | = | 1 | ; | result is z | zero | | |
| N | = | Ō | | | | | |
| Example 3: | 5 | SUBLW | (| 02h | | | |
| Before Instruc | ction | | | | | | |
| W C | = | 03h ? | | | | | |
| After Instructi | = on | ſ | | | | | |
| W | = | FFh | ; | (2's com | pleme | ent) | |
| C | = | 0 | | result is r | | | |
| Z N | = | 0 1 | | | | | |
| | | | | | | | |
| | | | | | | | |

| SUBWF | Subtract W | from f | | | |
|-------------------------------|--|---|--------------------------------|--|--|
| Syntax: | SUBWF f | {,d {,a}} | | | |
| Operands: | $0 \le f \le 255$ | | | | |
| | d ∈ [0,1] a ∈ [0,1] | | | | |
| Onesting | | 1 | | | |
| Operation: | $(f) - (W) \rightarrow 0$ | | | | |
| Status Affected: | N, OV, C, D(| |] | | |
| Encoding: | 0101 | 11da fff | | | |
| Description: | complement result is stor | rom register 'f' method). If 'd' ed in W. If 'd' is ck in register 'f' | is '0', the '1', the result | | |
| | | e Access Bank e BSR is used default). | | | |
| | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| Q1 | Q2 | Q3 | Q4 | | |
| Decode | Read register 'f' | Process Data | Write to destination | | |
| | | 1 | destination | | |
| Example 1: Before Instruct | SUBWF | REG, 1, 0 | | | |
| REG | = 3 | | | | |
| W C | = 2 = ? | | | | |
| After Instruction | - | | | | |
| REG W | = 1 = 2 | | | | |
| C | = 1 ; | result is positiv | е | | |
| ZN | = 0 = 0 | | | | |
| Example 2: | SUBWF | REG, 0, 0 | | | |
| Before Instruc | | | | | |
| REG | = 2 = 2 | | | | |
| W C | = 2 = ? | | | | |
| After Instruction | | | | | |
| REG W | = 2 = 0 | | | | |
| С | = 1 ; | result is zero | | | |
| Z N | = 1 = 0 | | | | |
| Example 3: | SUBWF | REG, 1, 0 | | | |
| Before Instruc | tion | | | | |
| REG W C | = 1 = 2 = ? | | | | |
| After Instructio | | | | | |
| REG W | = FFh ;(| 2's complemer | nt) | | |
| С | | result is negativ | ve | | |
| Ž | = 0 = 1 | - | | | |

| SUBWFB | | Sul | otract | W fro | m f v | with B | orr | ow |
|-------------------|------------------|-----------------------------------|---|---|--|--|-------------------------------------|-------------------------------|
| Syntax: | | SU | BWFB | f {,d | {,a} | } | | |
| Operands: | | - | f ≤ 25 | 5 | | | | |
| | | | [0,1] [0,1] | | | | | |
| Operation: | | | - (W) - | $-(\overline{C}) =$ | > de | st | | |
| Status Affect | ted [.] | | OV, C, | | | 51 | | |
| Encoding: | icu. | | 101 | 10d | | fff | f | ffff |
| Description: | | | | | | | | (borrow) |
| Dooonphon | | fror met in V in r | n regis thod). V. If 'd' egister | ter 'f' (If 'd' is is '1', ' ' 'f' (de | (2's ' ₀ ', the r fault | comple the res esult is t). | eme sult s st | ent is stored ored back |
| | | lf 'a | | the B | SR i | | | selected. select the |
| | | set in li mo Sec Bit- | is ena ndexeo de whe ction 2 | bled, ti d Litera enever 2 6.2.3 ' ted Ins | hisii al Of f≤ "By t stru | nstruct fset A 95 (5F te-Orie ctions | tion ddre h). ente s in | See ed and Indexed |
| Words: | | 1 | | | | | | |
| Cycles: | | 1 | | | | | | |
| Q Cycle Ac | tivity: | | | | | | | |
| Q | - | | Q2 | | Q | | | Q4 |
| Dece | ode | | ead ster 'f' | | roce Data | | | Write to estination |
| Example 1: | | | UBWFB | REC | 3, 1 | | | ounduron |
| | Instructi | | | | -, - | , - | | |
| RI W C | | = = = | 19h 0Dh 1 | | 000 | | | |
| | structior | | | | | | | |
| RI W C Z | | = = = | 0Ch 0Dh 1 0 | | 000 | 0 101 0 110 | | |
| N | | = | 0 | ; I | resu | lt is po | siti | ve |
| Example 2: | | SI | UBWFB | REG | , 0 | , 0 | | |
| | Instructi | | | | | | | |
| W C | | = = = | 1Bh 1Ah 0 | | | 1 101 1 101 | | |
| RI W | | = | 1Bh 00h | (| 000 | 1 101 | 1) | |
| C Z | | = | 1 1 | ;। | resu | lt is ze | ro | |
| N | | = | 0 | | | | | |
| Example 3: | Inot | | UBWFB | REC | 3, 1 | L, O | | |
| | _ | on = = = | 03h 0Eh 1 | | | 0 001 0 110 | | |
| RI | | = | F5h | ; | [2's (| 1 010 comp] | | |
| W C | | = | 0Eh 0 | (| 000 | 0 110 | L) | |
| Z N | | = | 0 1 | ; I | resu | lt is ne | gat | ive |

| SWAPF | Swap f | | | | | | |
|-------------------|---|--|---|---------------------------------------|--|--|--|
| Syntax: | SWAPF f {,d {,a}} | | | | | | |
| Operands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | d ∈ [0,1] | | | | | |
| Operation: | | $(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$ | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 0011 | 10da | fff | f | ffff | | |
| Description: | 'f' are excha is placed in | The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). | | | | | |
| | If 'a' is '0', t If 'a' is '1', t GPR bank | he BSR i | s used | | | | |
| | If 'a' is '0' a set is enabl in Indexed I mode when Section 26 Bit-Oriente Literal Offs | ed, this i Literal O ever f ≤ .2.3 "By ed Instru | nstruc ffset A 95 (5F te-Ori ctions | tion ddre h). S ente s in | operates essing See ed and Indexed | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | ; | | Q4 | | |
| Decode | Read register 'f' | Proce Data | | | /rite to stination | | |
| Example: | SWAPF F | EG, 1, | 0 | | | | |

| TBL | RD | Table Read | | | | | | |
|-------|----------------|--|----------------------|-------------------------------|---|-----------------|---|-----|
| Synta | ax: | TBLRD (*; | *+; * | -; +*) | | | | |
| Oper | ands: | None | | | | | | |
| Oper | ation: | if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) – 1 \rightarrow TBLPTR if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT | | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 0000 | 00 | 000 | 000 | 0 | 10nr nn=0 =1 =2 =3 | * |
| Desc | ription: | This instruct of Program program me Pointer (TBI The TBLPT | Merr emor LPTF | nory (F y, a po R) is u | P.M.). ⁻ pinter o sed. | To ad called | ldress tl d Table | |
| | | each byte in has a 2-Mby | the | progra | am me | emory | | TR |
| | | | • | Pro | gram | Memo | nt Byte o ory Wor | d |
| | | TBLPTR[(|)] = 1 | | | | nt Byte corrected by the second se | |
| | | The TBLRD of TBLPTR | | | | lodify | the va | lue |
| | | no chang | е | | | | | |
| | | post-increase | | | | | | |
| | | post-decr | | | | | | |
| | | pre-increi | ment | t | | | | |
| Word | IS: | 1 | | | | | | |
| Cycle | es: | 2 | | | | | | |
| QC | ycle Activity: | | | | | | . | |
| | Q1 Decode | Q2 No | | C N | 23 | | Q4 No | |
| | Decode | operation | | opera | - | op | peration | i |

| TBL | RD | Table Read (Continued) |
|-----|----|------------------------|
| - | | |

| | | | • | |
|--|-------------|------------------------------|-------------|-----------------------|
| Example 1: | TBLRD | *+ | ; | |
| Before Instruction | on | | | |
| TABLAT TBLPTR MEMORY(| (00A356h) |) | = = = | 55h 00A356h 34h |
| After Instruction | | | | |
| TABLAT TBLPTR | | | = = | 34h 00A357h |
| Example 2: | TBLRD | +* | ; | |
| Before Instruction | on | | | |
| TABLAT TBLPTR MEMORY(MEMORY) | = = = | AAh 01A357h 12h 34h | | |
| After Instruction TABLAT TBLPTR | | | = = | 34h 01A358h |

No operation (Read Program Memory)

No

operation

No operation (Write TABLAT)

No operation

| TBLWT | Table Wri | te | | | | | |
|-------------------|---|---|------------|------------------------|--|--|--|
| Syntax: | TBLWT (* | *; *+; *-; +* | *) | | | | |
| Operands: | None | | | | | | |
| Operation: | if TBLWT* (TABLAT) TBLPTR - if TBLWT* (TABLAT) | → Holdin - No Chan +, | ige | | | | |
| | (TBLPTR) if TBLWT* (TABLAT) | + 1 → TE -, | BLPTR | | | | |
| | (TBLPTR) if TBLWT+ (TBLPTR) | – 1 → TE -*, | BLPTR | , | | | |
| | (TABLAT) | | - | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 0000 | 0000 | 0000 | 11nn | | | |
| | | | | nn=0 * =1 *+ | | | |
| | | | | =2 *- | | | |
| | | | | =3 +* | | | |
| Description: | This instru | iction uses | s the 3 LS | Bs of | | | |
| | TBLPTR t | | | | | | |
| | 8 holding to. The ho | 0 | | T is written | | | |
| | | 0 0 | | am Memory | | | |
| | | | • | | | | |
| | | (P.M.). (Refer to Section 5.0 "Memory Organization " for additional details on | | | | | |
| | programming Flash memory.) | | | | | | |
| | The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. The LSb of the TBLPTR selects which | | | | | | |
| | byte of the program memory location to access. | | | | | | |
| | TBLPTR[0] = 0: Least Significant Byte of Program Memory Word | | | | | | |
| | TBLPTR[0] = 1: Most Significant Byte of Program Memory Word | | | | | | |
| | The TBLWT instruction can modify the value of TBLPTR as follows: | | | | | | |
| | no char | - | | | | | |
| | post-ind | | | | | | |
| | post-depre-incr | crement ement | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 2 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| ,,. | Q1 | Q2 | Q3 | Q4 | | | |
| | Decode | No | No | No | | | |
| | Decoue | | operation | operation | | | |
| | 1 | • | | | | | |
| | No | No | No | No | | | |
| | _ | - | operation | No operation | | | |
| | _ | operation (Read | _ | operation (Write to | | | |
| | _ | operation | _ | operation | | | |

TBLWT Table Write (Continued) Example 1: TBLWT *+; **Before Instruction** TABLAT 55h = TBLPTR HOLDING REGISTER (00A356h) 00A356h = FFh = After Instructions (table write completion) TABLAT 55h = TBLPTR 00A357h = HOLDING REGISTER (00A356h) 55h = Example 2: TBLWT +*; **Before Instruction** TABLAT TBLPTR HOLDING REGISTER 34h 01389Ah = = (01389Ah) HOLDING REGISTER FFh = (01389Bh) = FFh After Instruction (table write completion)

34h

FFh

34h

01389Bh

=

=

=

_

TABLAT

TBLPTR

HOLDING REGISTER (01389Ah) HOLDING REGISTER (01389Bh)

| тзті | FSZ | Test f, Skip | o if O | | | |
|---|---|---|---|-----------------|--|--|
| Synta | ax: | TSTFSZ f | {,a} | | | |
| Oper | ands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | | |
| Oper | ration: | skip if f = 0 | | | | |
| Statu | is Affected: | None | | | | |
| Enco | oding: | 0110 | 011a ffi | f ffff | | |
| Description: | | during the one of the | If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. | | | |
| | | | he Access Bar he BSR is use (default). | | | |
| If 'a' is 'o' and the extended instructi set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index Literal Offset Mode" for details. | | | | | | |
| Word | ds: | 1 | | | | |
| Cycle | | | vcles if skip an a 2-word instru | | | |
| QC | ycle Activity: Q1 | Q2 | Q3 | Q4 | | |
| | Decode | Read register 'f' | Process Data | No operation | | |
| lf sk | ip: | 0 | | | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | No | No | No | No | | |
| ., . | operation | operation | operation | operation | | |
| IT SK | ip and followed | | | 04 | | |
| | Q1 No | Q2 No | Q3 No | Q4 No | | |
| | operation | operation | operation | operation | | |
| | No | No | No | No | | |
| | operation | operation | operation | operation | | |
| <u>Exar</u> | nple: | NZERO | ISTFSZ CNI : : | 2, 1 | | |
| | Before Instruc | tion | | | | |
| | PC | | dress (HERE |) | | |
| | After Instruction If CNT PC | = 00 | h, dress (ZERO |) | | |
| | $\begin{array}{rcl} If CNT & \neq & O0h, \\ PC & = & Address (NZERO) \end{array}$ | | | | | |

| XOR | LW | Exclusive | Exclusive OR Literal with W | | | | | |
|-------------|-------------------------|---------------------|------------------------------|------|------------------------|--|--|--|
| Synta | ax: | XORLW | k | | | | | |
| Oper | ands: | $0 \le k \le 25$ | 5 | | | | | |
| Oper | ation: | (W) .XOR | $k \to W$ | | | | | |
| Statu | s Affected: | N, Z | | | | | | |
| Enco | ding: | 0000 | 1010 | kkkk | kkkk | | | |
| Desc | ription: | | ents of W a iteral 'k'. T | | ed with t is placed | | | |
| Word | ls: | 1 | | | | | | |
| Cycle | es: | 1 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | Decode | Read literal 'k' | Proces Data | | Write to W | | | |
| <u>Exan</u> | nple: Refere Instruc | XORLW | 0AFh | | | | | |

| Before Instru | iction | |
|----------------|--------|-----|
| W | = | B5h |
| After Instruct | tion | |
| W | = | 1Ah |
| | | |

| XORWF | Exclusive | OR W with f | | | | |
|--|--|--|----|---------------------|--|--|
| Syntax: | XORWF | f {,d {,a}} | | | | |
| Operands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | d ∈ [0,1] | | | | |
| Operation: | (W) .XOR. (| (f) \rightarrow dest | | | | |
| Status Affected: | N, Z | | | | | |
| Encoding: | 0001 | 10da ff | ff | ffff | | |
| Description: | register 'f'. I in W. If 'd' is | Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). | | | | |
| | , | he Access Ba he BSR is use (default). | | | | |
| | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | |
| Decode | Read register 'f' | Process Data | | rite to tination | | |
| Example: Before Instruc REG W After Instructic | tion = AFh = B5h | REG, 1, 0 | | | | |
| REG W | = 1Ah = B5h | | | | | |

26.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F8722 family of devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions.

The additional features of the extended instruction set are enabled by default. To enable them, users must set the XINST configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software stack pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 26-3. Detailed descriptions are provided in **Section 26.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 26-1 (page 322) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

26.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

| Mnemonic, Operands | | Description | Cycles | 16-Bit Instruction Word | | | | Status |
|-----------------------|---------------------------------|--|--------|-------------------------|------|------|------|----------|
| | | Description | Cycles | MSb | | | LSb | Affected |
| ADDFSR | f, k | Add literal to FSR | 1 | 1110 | 1000 | ffkk | kkkk | None |
| ADDULNK | k | Add literal to FSR2 and return | 2 | 1110 | 1000 | 11kk | kkkk | None |
| CALLW | | Call subroutine using WREG | 2 | 0000 | 0000 | 0001 | 0100 | None |
| MOVSF | z _s , f _d | Move z _s (source) to 1st word | 2 | 1110 | 1011 | 0zzz | ZZZZ | None |
| | | f _d (destination) 2nd word | | 1111 | ffff | ffff | ffff | |
| MOVSS | z _s , z _d | Move z _s (source) to 1st word | 2 | 1110 | 1011 | 1zzz | ZZZZ | None |
| | | z _d (destination) 2nd word | | 1111 | xxxx | XZZZ | ZZZZ | |
| PUSHL | k | Store literal at FSR2, decrement FSR2 | 1 | 1110 | 1010 | kkkk | kkkk | None |
| SUBFSR | f, k | Subtract literal from FSR | 1 | 1110 | 1001 | ffkk | kkkk | None |
| SUBULNK | k | Subtract literal from FSR2 and return | 2 | 1110 | 1001 | 11kk | kkkk | None |

TABLE 26-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

26.2.2 EXTENDED INSTRUCTION SET

| ADDFSR Add Literal to FSR | | | | | | | | |
|---------------------------|----------------|-------------|---|------|----------|--|--|--|
| Synta | ax: | ADDFSR | f, k | | | | | |
| Oper | ands: | 0 = 11 = 00 | 0 ≤ k ≤ 63 f ∈ [0, 1, 2] | | | | | |
| Oper | ation: | FSR(f) + ł | $s \rightarrow FSR($ | f) | | | | |
| Statu | s Affected: | None | None | | | | | |
| Enco | ding: | 1110 | 1000 | ffkk | : kkkk | | | |
| Desc | ription: | | The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'. | | | | | |
| Word | ls: | 1 | 1 | | | | | |
| Cycle | es: | 1 | 1 | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | Decode | Read | Proces | SS | Write to | | | |
| | | literal 'k' | Data | | FSR | | | |

Example: ADDFSR 2, 23h

Before Instruction FSR2 = 03FFhAfter Instruction FSR2 = 0422h

| ADD | ULNK | Add Liter | Add Literal to FSR2 and Return | | | | |
|-------|----------------|-----------------------|--|-----------------|--|--|--|
| Synta | ax: | ADDULN | ADDULNK k | | | | |
| Oper | ands: | $0 \le k \le 63$ | | | | | |
| Oper | ation: | FSR2 + k | \rightarrow FSR2, | | | | |
| | | $(TOS) \rightarrow F$ | ъС | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 1110 | 1000 11 | ck kkkk | | | |
| Desc | ription: | contents o | The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is the executed by loading the PC with the TOS. | | | | |
| | | | ction takes tw NOP is perfo d cycle. | | | | |
| | | case of the | be thought of e ADDFSR ins 3 (binary '11' SR2. | truction, | | | |
| Word | ls: | 1 | • | | | | |
| Cycle | es: | 2 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | |
| | Decode | Read literal 'k' | Process Data | Write to FSR | | | |
| | No | No | No | No | | | |
| | Operation | Operation | Operation | Operation | | | |
| Exan | nple: | ADDULNK 2 | 23h | | | | |

| <u>kample:</u> | AI | ADDULNK | | | | |
|--------------------|----|---------|--|--|--|--|
| Before Instruction | | | | | | |
| FSR2 | = | 03FFh | | | | |
| PC | = | 0100h | | | | |
| After Instruction | | | | | | |
| FSR2 | = | 0422h | | | | |
| PC | = | (TOS) | | | | |
| | | | | | | |

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

Move Indexed to f

MOVSF

| CALLW | | Subroutine | Subroutine Call using WREG | | | | |
|-------------|--|--|---|-----------------|--|--|--|
| Synta | ax: | CALLW | CALLW | | | | |
| Oper | ands: | None | | | | | |
| Operation: | | $(W) \rightarrow PCL$ (PCLATH) | $(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$ | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 0000 | 0000 000 | 01 0100 | | | |
| Description | | pushed ont contents of existing val contents of latched into respectively executed as new next in | First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to | | | | |
| Word | e. | 1 | • | | | | |
| Cycle | | 2 | • | | | | |
| | ycle Activity: | 2 | | | | | |
| QU | Q1 | Q2 | Q3 | Q4 | | | |
| | Decode | Read WREG | Push PC to stack | No operation | | | |
| | No | No | No | No | | | |
| | operation | operation | operation | operation | | | |
| | nple: PC PCLATH PCLATU W After Instruction PC TOS PCLATU W W | = address = 10h = 00h = 06h m = 001006 = address = 10h | h |) | | | |

| Syntax:MOVSF $[z_s], f_d$ Operands: $0 \le z_s \le 127$ $0 \le f_d \le 4095$ Operation:((FSR2) + z_s) $\rightarrow f_d$ Status Affected:NoneEncoding: 1st word (source) 1110 1111 $02zz$ 1111 $ffff$ Description:The contents of the source register are moved to destination register 'f_d'. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal if_d' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh).The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.If the resultant source address points to an indirect addressing register, the value returned will be 00h.Words:2 Q Cycle Activity:Q1Q2 Q3 Q4Q1Q2 OperationQ1Q2 operationQ1Q2 operationQ1Q2 operationVorderregister 'f' (dest)No dummy readVite register 'f' (dest)Example:MOVSFMOVSF[05h], REG2Before Instruction | | - | | | | |
|--|-------|--|-----------------------|----------------------------------|--------|------------|
| $\begin{array}{llllllllllllllllllllllllllllllllllll$ | Synta | ax: | MOVSF [2 | z _s], f _d | | |
| Status Affected: Encoding: 1st word (source) 2nd word (destin.)NoneDescription: 1110 1111 1011 $ffff$ $ffff$ $ffff$ $ffff$ $ffff$ $ffff$ $ffffd$ $dfff$ $ffffd$ $dffff$ $ffffd$ $ffffd$ $dfffd$ $ffffd$ $ffffd$ $dfffd$ $ffffd$ $fffdfffdfffdfffdfffdfffdfffdfffdfffdfffdfffdfffdfffdfffdfffdfffdfffdfffdfffdffdffdfffdffdffdffd$ | Oper | ands: | | | | |
| Encoding: 1st word (source) 2nd word (destin.)1110 1011 1011 ffff0zzz gzzzs ffffd dffffDescription:The contents of the source register are moved to destination register 'fd'. The actual address of the source register is determined by adding the 7-bit literal offset 'zs', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'fd' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh).The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.Words:2 2 2 Q Cycle Activity:Q1Q2 Q3 Q3 Q4Q1 DecodeQ2 Q3 Q3 Q4Q1 DecodeQ2 No No No Vrite register if No dummy readExample:MOVSF NOSF[05h], REG2 | Oper | ation: | ((FSR2) + 2 | $z_s) \rightarrow f_d$ | | |
| 1st word (source) 2nd word (destin.)1110 11111011 ffff0zzz fffffzzzz g ffffdDescription:The contents of the source register are moved to destination register 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset 'z ₆ ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f_d' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh).The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.Words:2 Cycles:QQ2Q3Q4Q2Q3DecodeDetermine source addrDecodeNoNoWrite registerNoNo ummy readregister 'f' (dest) | Statu | s Affected: | None | | | |
| moved to destination register 'f_d'. The actual address of the source register is determined by adding the 7-bit literal offset 'z_s', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f_d' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h.Words:2 Cycles:Q1Q2Q3Q4Determine source addr source addrDecodeDetermine operation register 'f' (dest)DecodeNo No veradWorts:2Q1Q2Q3Q4DecodeNo operation veradingDecodeNo No veradingWortie register 'f' (dest)Example:MOVSFMOVSF[05h], REG2 | 1st w | 1st word (source) 1110 1011 0zzz zz: | | | | - |
| PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h. Words: 2 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Determine Determine Read source reg Decode No No Write register 'f' (dest) No dummy read Image: Source content of the | Desc | moved to destination register ${}^{f}d$. The actual address of the source register is determined by adding the 7-bit literal offset 'z _s ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f _d ' in the second word. Both addresses can be anywhere in the 4096-byte data | | | | |
| an indirect addressing register, the value returned will be 00h. Words: 2 Cycles: 2 Q Cycle Activity: <u>Q1 Q2 Q3 Q4</u> <u>Decode Determine Determine Read source reg</u> <u>Decode No No Write register 'f'</u> <u>Decode No operation register 'f'</u> (dest) <u>Example: MOVSF [05h], REG2</u> | | | PCL, TOSI | J, TOSH or T | | |
| Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Determine Determine Read Source addr source addr source reg Decode No No Write Operation operation operation register 'f' Example: MOVSF [05h], REG2 | | | an indirect | addressing i | egiste | • |
| Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Determine Determine Read Source addr source addr source reg Decode No No Write register 'f' operation operation register 'f' No dummy read (dest) ' Example: MOVSF [05h] , REG2 | Word | ls: | 2 | | | |
| Q1 Q2 Q3 Q4 Decode Determine source addr Determine source addr Read source reg Decode No No Write register 'f' (dest) No dummy read No Write register 'f' (dest) | Cycle | es: | 2 | | | |
| Q1 Q2 Q3 Q4 Decode Determine source addr Determine source addr Read source reg Decode No No Write register 'f' (dest) No dummy read No Write register 'f' (dest) | QC | vcle Activity: | | | | |
| source addr source addr source reg Decode No No Write operation operation operation register 'f' No dummy read (dest) | | • • | Q2 | Q3 | | Q4 |
| operation No dummy read operation (dest) Example: MOVSF | | Decode | | | | |
| | | Decode | operation No dummy | - | re | gister 'f' |
| | | | | | | |

| Delote Instruction | | |
|----------------------------|--------|------------|
| FSR2 | = | 80h |
| Contents of 85h REG2 | = = | 33h 11h |
| After Instruction | | |
| FSR2 Contents | = | 80h |
| of 85h | = | 33h |
| REG2 | = | 33h |

| MOVSS | Move Indexed to Indexed | | | | | | |
|--|---|---|--|--|--|--|--|
| Syntax: | MOVSS | MOVSS [z _s], [z _d] | | | | | |
| Operands: | 0 | $\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq z_d \leq 127 \end{array}$ | | | | | |
| Operation: | ((FSR2) + | $((FSR2) + z_s) \rightarrow ((FSR2) + z_d)$ | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: 1st word (source) 2nd word (dest.) | 1110 1111 | 1011 xxxx | lzzz xzzz | zzzz _s zzzz _d | | | |
| Description | The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' z_s ' or ' z_d ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). | | | | | | |
| | The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. | | | | | | |
| | If the resu an indirect value retu resultant c an indirect instruction | t addressi rned will b lestinatior t addressi | ng register be 00h. If th address p ng register | , the ne points to r, the | | | |
| Words: | 2 | | | | | | |
| Cycles: | 2 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| 01 | 02 | 03 | ł | 04 | | | |

| Q1 | Q2 | Q3 | Q4 |
|--------|-------------|-------------|-------------|
| Decode | Determine | Determine | Read |
| | source addr | source addr | source reg |
| Decode | Determine | Determine | Write |
| | dest addr | dest addr | to dest reg |

| Example: | MOVSS | | [06h] |
|--------------------------------|-------|-----|-------|
| Before Instruction | on | | |
| FSR2 Contents | = | 80h | |
| of 85h Contents | = | 33h | |
| of 86h | = | 11h | |
| After Instruction | 1 | | |
| FSR2 | = | 80h | |
| Contents of 85h Contents | = | 33h | |
| of 86h | = | 33h | |

| PUSHL | Store Literal | at FSR | 2, Decrem | ent FSR2 | | |
|----------------|--|---|--------------|------------------------|--|--|
| Syntax: | PUSHL k | PUSHL k | | | | |
| Operands: | $0 \le k \le 255$ | $0 \le k \le 255$ | | | | |
| Operation: | · · · · | $k \rightarrow$ (FSR2), FSR2 – 1 \rightarrow FSR2 | | | | |
| Status Affecte | d: None | | | | | |
| Encoding: | 1111 | 1010 | kkkk | kkkk | | |
| Description: | memory add | The 8-bit literal 'k' is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation. | | | | |
| | | This instruction allows users to push values onto a software stack. | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | 1 | | | | |
| Q Cycle Activ | vity: | | | | | |
| Q1 | Q2 | Q | 3 | Q4 | | |
| Decod | le Read 'k' | Proc da | 000 | Write to estination | | |
| . <u></u> | · | | | | | |
| Example: | PUSHL C | 8h | | | | |
| | struction R2H:FSR2L nory (01ECh) | = = | 01ECh 00h | | | |

| = | 01EBh 08h |
|---|--------------|
| | _ |

| SUB | FSR | Subtract | Subtract Literal from FSR | | | | |
|-------|----------------|------------------|--|------|-------------|--|--|
| Synta | ax: | SUBFSR | SUBFSR f, k | | | | |
| Oper | ands: | $0 \le k \le 63$ | 3 | | | | |
| | | $f \in [0, 1,$ | 2] | | | | |
| Oper | ation: | FSRf – k | \rightarrow FSRf | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 1110 | 1001 | ffkk | kkkk | | |
| Desc | ription: | | The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f'. | | | | |
| Word | ls: | 1 | 1 | | | | |
| Cycle | es: | 1 | 1 | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | |
| | Decode | Read | Proce | SS | Write to | | |
| | | register 'f' | Data | a d | lestination | | |
| Exan | nple: | SUBFSR | 2, 23h | | | | |

| ample: | S | UBFSR | 2, | 23h |
|-------------------|------|-------|----|-----|
| Before Instruc | tion | | | |
| FSR2 | = | 03FFh | 1 | |
| After Instruction | n | | | |
| FSR2 | = | 03DCI | n | |
| | | | | |

| SUB | ULNK | Subtract L | iteral fron | n FSR2 a | and Return | |
|-------|----------------|--|--------------------|----------|-------------|--|
| Synta | ax: | SUBULNK | ί k | | | |
| Oper | ands: | $0 \leq k \leq 63$ | | | | |
| Oper | ation: | FSR2 – k | \rightarrow FSR2 | | | |
| | | $(TOS) \rightarrow F$ | ъС | | | |
| Statu | s Affected: | None | | | | |
| Enco | ding: | 1110 | 1001 | 11kk | kkkk | |
| Desc | ription: | The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. | | | | |
| | | The instruction takes two cycles to execute; a NOP is performed during the second cycle. | | | | |
| | | This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary '11'); it operates only on FSR2. | | | | |
| Word | ls: | 1 | | | | |
| Cycle | es: | 2 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | (| 23 | Q4 | |
| | Decode | Read | Pro | cess | Write to | |
| | | register | ʻf' D | ata | destination | |
| | No | No | - | No | No | |
| | Operation | Operatio | on Ope | ration | Operation | |

Example: SUBULNK 23h

| Before Instru | ction | |
|----------------|-------|-------|
| FSR2 | = | 03FFh |
| PC | = | 0100h |
| After Instruct | ion | |
| FSR2 | = | 03DCh |
| PC | = | (TOS) |
| | | |

26.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

| Note: | Enabling the PIC18 instruction set exten- |
|-------|---|
| | sion may cause legacy applications to |
| | behave erratically or fail entirely. |

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing (Section 5.5.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward-compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

26.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument 'f' in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within the brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled), when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument 'd' functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, $/_{Y}$, or the PE directive in the source listing.

26.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F8722 family, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

| ADDWF | | ADD W to Indexed (Indexed Literal Offset mode) | | | | | | | |
|---|--|---|------------|-----------------------|--|--|--|--|--|
| Syntax: | ADDWF | [k] {,d} | | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq k \leq 95 \\ d \in \ [0,1] \end{array}$ | | | | | | | | |
| Operation: | (W) + ((FSI | R2) + k) - | → dest | | | | | | |
| Status Affected: | N, OV, C, E | DC, Z | | | | | | | |
| Encoding: | 0010 | 01d0 | kkkk | kkkk | | | | | |
| Description: | The contents of FSR2, offse | the regis | ter indica | | | | | | |
| | is '1', the re | If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | | | |
| Decode | Read 'k' | Proce Data | | /rite to stination | | | | | |
| Example: | ADDWF | [OFST] | , 0 | | | | | | |
| Before Instructi W OFST FSR2 Contents of 0A2Ch After Instructior W Contents of 0A2Ch | = = = | 17h 2Ch 0A00h 20h 37h 20h | | | | | | | |

| BSF | Bit Set Ind (Indexed L | exed iteral Offset i | mode) | | | | | | | |
|--|---|---|---|--|--|--|--|--|--|--|
| Syntax: | BSF [k], b | | | | | | | | | |
| Operands: | 0 ≤ f ≤ 95 0 ≤ b ≤ 7 | | | | | | | | | |
| Operation: | $1 \rightarrow ((FSR2))$ | 2) + k) | | | | | | | | |
| Status Affected: | None | , , | | | | | | | | |
| Encoding: | 1000 | bbb0 kk | kk kkkk | | | | | | | |
| Description: | | | ated by FSR2, | | | | | | | |
| | | e value 'k', is | • | | | | | | | |
| Words: | 1 | | | | | | | | | |
| Cycles: | 1 | | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | | | |
| Decode | Read register 'f' | Process Data | Write to destination | | | | | | | |
| Example: | BSF [| FLAG_OFST] | , 7 | | | | | | | |
| Before Instruct | ion | | | | | | | | | |
| FLAG_OF FSR2 | ST = | 0Ah 0A00h | | | | | | | | |
| Contents | | | | | | | | | | |
| of 0A0Ah After Instruction | = 1 | 55h | | | | | | | | |
| Contents | | Dch | | | | | | | | |
| of 0A0Ah | = | D5h | | | | | | | | |
| | | | | | | | | | | |
| SETF | Set Indexe (Indexed L | d iteral Offset i | mode) | | | | | | | |
| SETF Syntax: | | | mode) | | | | | | | |
| | (Indexed L | | mode) | | | | | | | |
| Syntax: | (Indexed L SETF [k] | iteral Offset | mode) | | | | | | | |
| Syntax: Operands: | (Indexed L SETF [k] $0 \le k \le 95$ | iteral Offset | mode) | | | | | | | |
| Syntax: Operands: Operation: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS | iteral Offset | | | | | | | | |
| Syntax: Operands: Operation: Status Affected: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 | iteral Offset SR2) + k) 1000 kk | | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content | iteral Offset SR2) + k) 1000 kk | kk kkkk er indicated by | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content | BR2) + k) | kk kkkk er indicated by | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The contemposition of the conte | BR2) + k) | kk kkkk er indicated by | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 | BR2) + k) 1000 kk ts of the regist at by 'k', are si | kk kkkk er indicated by | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The contem FSR2, offset 1 1 2 | R2) + k) 1000 kk ts of the regist et by 'k', are so Q3 | kk kkkk er indicated by et to FFh. Q4 | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 | BR2) + k) 1000 kk ts of the regist et by 'k', are so Q3 Process | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The contem FSR2, offset 1 1 2 | R2) + k) 1000 kk ts of the regist et by 'k', are so Q3 | kk kkkk er indicated by et to FFh. Q4 | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' | BR2) + k) 1000 kk ts of the regist et by 'k', are so Q3 Process | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' | BR2) + k) 1000 kk ts of the regist et by 'k', are so Q3 Process Data | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' SETF [ion = 2C | Coffset | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2 Contents | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' SETF [ion = 2C = 0A | iteral Offset (SR2) + k) 1000 kk ts of the regist et by 'k', are so Q3 Process Data COFST] h 00h | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2 Contents of 0A2Ch | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' SETF [ion = 2C = 0A = 00 | iteral Offset (SR2) + k) 1000 kk ts of the regist et by 'k', are so Q3 Process Data COFST] h 00h | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2 Contents | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' SETF [ion = 2C = 0A = 00 | R2) + k) 1000 kk 1000 kk ts of the regist of the regist Q3 Process Data COFST] th 00h h | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | | |

26.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F8722 family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default configuration bits for that device. The default setting for the XINST configuration is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

27.0 DEVELOPMENT SUPPORT

The ${\rm PICmicro}^{\circledast}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
- MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ® Evaluation and Programming Tools
 - PICDEM MSC
 - microID[®] Developer Kits
 - CAN
 - PowerSmart® Developer Kits
 - Analog

27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

27.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

27.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

27.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

27.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

27.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

27.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

27.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

27.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

27.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

27.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

27.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

27.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP[™] cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

27.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

27.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

27.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

27.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

27.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

27.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

27.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

27.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

27.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

27.23 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit[™] Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

27.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

27.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits.

NOTES:

28.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

| Ambient temperature under bias | 40°C to +125°C |
|--|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on any pin with respect to Vss (except VDD and MCLR) | 0.3V to (VDD + 0.3V) |
| Voltage on VDD with respect to Vss | 0.3V to +7.5V |
| Voltage on MCLR with respect to Vss (Note 2) | 0V to +13.25V |
| Total power dissipation (Note 1) | 1.0W |
| Maximum current out of Vss pin | 300 mA |
| Maximum current into VDD pin | 250 mA |
| Input clamp current, Iк (Vi < 0 or Vi > VDD) | ±20 mA |
| Output clamp current, Ioк (Vo < 0 or Vo > VDD) | ±20 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports | 200 mA |

- **Note 1:** Power dissipation is calculated as follows:
 - $\mathsf{Pdis} = \mathsf{VDD} \ \mathsf{x} \ \{\mathsf{IDD} \sum \mathsf{IOH}\} + \sum \{(\mathsf{VDD} \mathsf{VOH}) \ \mathsf{x} \ \mathsf{IOH}\} + \sum (\mathsf{VOL} \ \mathsf{x} \ \mathsf{IOL})$
 - 2: Voltage spikes below Vss at the RG5/MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the RG5/MCLR/VPP pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 28-1: PIC18F8722 DEVICE FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)






FIGURE 28-2: PIC18F8722 DEVICE FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED)





28.1 DC Characteristics:

Supply Voltage PIC18F6X27/6X22/8X27/8X22 (Industrial, Extended) PIC18LF6X27/6X22/8X27/8X22 (Industrial)

| PIC18LF6 (Indus | X27/6X22/8 trial) | 8X27/8X22 | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | |
|---|-----------------------------|--|--|---|------|-------|--|--|--|--|
| PIC18F6X27/6X22/8X27/8X22 (Industrial, Extended) | | | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | |
| Param No. Symbol Characteristic | | | Min | Тур | Max | Units | Conditions | | | |
| D001 | Vdd | Supply Voltage | | | | | | | | |
| | | PIC18LF6X27/6X22/8X27/8X22 | 2.0 | _ | 5.5 | V | | | | |
| | | PIC18F6X27/6X22/8X27/8X22 | 4.2 | _ | 5.5 | V | | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | 1.5 | — | - | V | | | | |
| D003 | VPOR | VDD Start Voltage to ensure internal Power-on Reset signal | — | — | 0.7 | V | See Section 4.3 "Power-on Reset (POR)" for details | | | |
| D004 | SVDD | VDD Rise Rate to ensure internal Power-on Reset signal | 0.05 | — | _ | V/ms | See Section 4.3 "Power-on Reset (POR)" for details | | | |
| D005 | VBOR | Brown-out Reset Voltage | | | | | | | | |
| | | BORV1:BORV0 = 11 | 2.00 | 2.05 | 2.16 | V | PIC18LF6627/6722/8627/8722 | | | |
| | | BORV1:BORV0 = 11 | 2.00 | 2.11 | 2.22 | V | PIC18LF6527/6622/8527/8622 | | | |
| | | BORV1:BORV0 = 10 | 2.65 | 2.79 | 2.93 | V | PIC18LF6X27/6X22/8X27/8X22 | | | |
| | | BORV1:BORV0 = 01 | 4.11 | 4.33 | 4.55 | V | All devices | | | |
| | | BORV1:BORV0 = 00 | 4.36 | 4.59 | 4.82 | V | All devices | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

| PIC18LF (Indus | 6X27/6X22/8X27/8X22 strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | |
|-------------------|---|--|---|----|--------|-------------------------------------|--|--|--|--|
| | X27/6X22/8X27/8X22 strial, Extended) | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | |
| Param No. | Device | evice Typ Max Units Condi | | | | | | | | |
| | Power-Down Current (IPD) ⁽¹⁾ | | | | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 0.12 | 1.2 | μΑ | -40°C | | | | | |
| | | 0.12 | 1.2 | μA | +25°C | VDD = 2.0V, (Sleep mode) | | | | |
| | | 0.24 | 6.0 | μA | +85°C | (cloop meas) | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 0.12 | 1.7 | μA | -40°C | | | | | |
| | | 0.12 | 2.4 | μA | +25°C | VDD = 3.0V, (Sleep mode) | | | | |
| | | 0.36 | 9.6 | μA | +85°C | (Ciccp mode) | | | | |
| | All devices | 0.12 | 2.4 | μA | -40°C | | | | | |
| | | | 2.5 | μΑ | +25°C | VDD = 5.0V, | | | | |
| | | 0.48 | 18.0 | μΑ | +85°C | (Sleep mode) | | | | |
| | Extended devices only | 12 | 150 | μΑ | +125°C | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

28.2 DC Characteristics: Power-Down and Supply Current PIC18F6X27/6X22/8X27/8X22 (Industrial, Extended) PIC18LF6X27/6X22/8X27/8X22 (Industrial) (Continued)

| PIC18LF (Indu | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | |
|------------------|--|------|--------------------|-------|-----------|--|---|--|
| | X27/6X22/8X27/8X22 strial, Extended) | | rd Oper ng temp | | -40°C ≤ T | ss otherwise state A ≤ +85°C for indu A ≤ +125°C for ext | strial | |
| Param No. | Device | Тур | Max | Units | | Conditi | ons | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 18 | 39 | μΑ | -40°C | | | |
| | | 18 | 36 | μΑ | +25°C | VDD = 2.0V | | |
| | | 18 | 42 | μA | +85°C | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 48 | 75 | μA | -40°C | | V Fosc = 31 kHz (RC_RUN mode, Internal oscillator source) | |
| | | 42 | 72 | μA | +25°C | VDD = 3.0V | | |
| | | 36 | 69 | μΑ | +85°C | | | |
| | All devices | 126 | 202 | μΑ | -40°C | | | |
| | | 108 | 192 | μA | +25°C | VDD = 5.0V | | |
| | | 96 | 182 | μΑ | +85°C | VDD = 5.0V | | |
| | Extended devices only | 96 | 300 | μΑ | +125°C | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 0.38 | 1.2 | mA | -40°C | | | |
| | | 0.38 | 1.2 | mA | +25°C | VDD = 2.0V | | |
| | | 0.38 | 1.2 | mA | +85°C | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 0.72 | 1.6 | mA | -40°C | 4 | | |
| | | 0.7 | 1.5 | mA | +25°C | VDD = 3.0V | Fosc = 1 MHz (RC RUN mode, | |
| | | 0.72 | 1.4 | mA | +85°C | | Internal oscillator source) | |
| | All devices | 1.3 | 2.8 | mA | -40°C | 4 | | |
| | | 1.3 | 2.8 | mA | +25°C | VDD = 5.0V | | |
| | | 1.2 | 2.7 | mA | +85°C | | | |
| | Extended devices only | 1.2 | 4.0 | mA | +125°C | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

| PIC18LF (Indu | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | |
|------------------|--|------|--------------------|--------------------------------|--------|------------|--|--|--|
| | X27/6X22/8X27/8X22 strial, Extended) | | rd Oper ng temp | e d) strial ended | | | | | |
| Param No. | Device | Тур | Max | Units | | Conditi | ons | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 1.0 | 2.5 | mA | -40°C | | | | |
| | | 1.0 | 2.4 | mA | +25°C | VDD = 2.0V | | | |
| | | 1.0 | 2.3 | mA | +85°C | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 1.6 | 3.6 | mA | -40°C | | Fosc = 4 MHz (RC_RUN mode, Internal oscillator source) | | |
| | | 1.6 | 3.6 | mA | +25°C | VDD = 3.0V | | | |
| | | 1.6 | 3.6 | mA | +85°C | | | | |
| | All devices | 3.0 | 6.3 | mA | -40°C | | | | |
| | | 3.0 | 6.0 | mA | +25°C | VDD = 5.0V | | | |
| | | 3.0 | 5.8 | mA | +85°C | VDD = 5.0V | | | |
| | Extended devices only | 3.0 | 12 | mA | +125°C | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 3.5 | 9.6 | μA | -40°C | | | | |
| | | 3.7 | 9.6 | μA | +25°C | VDD = 2.0V | | | |
| | | 4.3 | 32 | μA | +85°C | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 5.4 | 13 | μA | -40°C | | | | |
| | | 5.7 | 13 | μA | +25°C | VDD = 3.0V | Fosc = 31 kHz (RC_IDLE mode, | | |
| | | 7.0 | 38 | μΑ | +85°C | | Internal oscillator source) | | |
| | All devices | 11 | 19 | μA | -40°C | 1 | | | |
| | | 11.8 | 19 | μΑ | +25°C | VDD = 5.0V | | | |
| | | 13.5 | 43 | μΑ | +85°C | 100 - 0.00 | | | |
| | Extended devices only | 25 | 216 | μΑ | +125°C | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

| | 6X27/6X22/8X27/8X22 strial) | | rd Oper ng temp | | • | as otherwise state $A \leq +85^{\circ}C$ for indu | , |
|--------------|---|------|---------------------------|-------|-----------|--|---|
| | X27/6X22/8X27/8X22 strial, Extended) | | rd Oper ng temp | • | -40°C ≤ T | as otherwise state $A \le +85^{\circ}C$ for induce $A \le +125^{\circ}C$ for ext | strial |
| Param No. | Device | Тур | Max | Units | | Conditi | ons |
| | Supply Current (IDD) ⁽²⁾ | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 200 | 420 | μΑ | -40°C | | |
| | | 210 | 420 | μΑ | +25°C | VDD = 2.0V | |
| | | 228 | 420 | μΑ | +85°C | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 300 | 600 | μΑ | -40°C | | Fosc = 1 MHz (RC_IDLE mode, Internal oscillator source) |
| | | 324 | 600 | μΑ | +25°C | VDD = 3.0V | |
| | | 350 | 600 | μA | +85°C | | |
| | All devices | 0.6 | 1.2 | mA | -40°C | | |
| | | 0.62 | 1.2 | mA | +25°C | VDD = 5.0V | |
| | | 0.67 | 1.2 | mA | +85°C | 100 - 0.01 | |
| | Extended devices only | 0.72 | 3.5 | mA | +125°C | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 410 | 600 | μΑ | -40°C | | |
| | | 420 | 600 | μΑ | +25°C | VDD = 2.0V | |
| | | 430 | 600 | μΑ | +85°C | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 0.63 | 1.1 | mA | -40°C | | |
| | | 0.65 | 1.1 | mA | +25°C | VDD = 3.0V FOSC = 4 MHz (RC IDLE mode, | |
| | | 0.69 | 1.1 | mA | +85°C | | Internal oscillator source) |
| | All devices | 1.2 | 1.9 | mA | -40°C | _ | |
| | | 1.3 | 1.8 | mA | +25°C | VDD = 5.0V | |
| | | 1.2 | 1.7 | mA | +85°C | 100 - 0.01 | |
| | Extended devices only | 1.2 | 6.0 | mA | +125°C | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

| | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | | |
|--------------|---|--|---|----|----------|------------|--|--|--|--|--|
| | X27/6X22/8X27/8X22 strial, Extended) | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | | |
| Param No. | Тур | Max | Units | | Conditio | ons | | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 300 | 600 | μΑ | -40°C | | | | | | |
| | | 310 | 600 | μΑ | +25°C | VDD = 2.0V | | | | | |
| | | 300 | 600 | μΑ | +85°C | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 660 | 855 | μA | -40°C | | Fosc = 1 MHz (PRI_RUN mode, EC oscillator) | | | | |
| | | 580 | 780 | μA | +25°C | VDD = 3.0V | | | | | |
| | | 550 | 780 | μA | +85°C | | | | | | |
| | All devices | 1.5 | 1.9 | mA | -40°C | | | | | | |
| | | 1.4 | 1.8 | mA | +25°C | VDD = 5.0V | | | | | |
| | | 1.3 | 1.7 | mA | +85°C | VDD = 5.0V | | | | | |
| | Extended devices only | 1.3 | 4.2 | mA | +125°C | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 0.86 | 2.4 | mA | -40°C | | | | | | |
| | | 0.88 | 2.4 | mA | +25°C | VDD = 2.0V | | | | | |
| | | 0.88 | 2.4 | mA | +85°C | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 1.6 | 3.6 | mA | -40°C | | | | | | |
| | | 1.6 | 3.6 | mA | +25°C | VDD = 3.0V | Fosc = 4 MHz (PRI_RUN mode, | | | | |
| | | 1.6 | 3.6 | mA | +85°C | | EC oscillator) | | | | |
| | All devices | 3.2 | 7.2 | mA | -40°C | | , | | | | |
| | | 3.1 | 7.2 | mA | +25°C | VDD = 5.0V | | | | | |
| | | 3.0 | 7.2 | mA | +85°C | VDD = 5.0V | | | | | |
| | Extended devices only | 3.1 | 8.4 | mA | +125°C | | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

| PIC18LF (Indus | 6X27/6X22/8X27/8X22 strial) | | i rd Oper | • | • | ss otherwise state $A \le +85^{\circ}C$ for indus | | |
|-------------------|---|--------------------------|--|----|--|--|--|--|
| | X27/6X22/8X27/8X22 strial, Extended) | | Indard Operating Conditions (unless otherwise stated)rating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | |
| Param No. | Device | Typ Max Units Conditions | | | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | |
| | Extended devices only | 10 | 25 | mA | +125°C | VDD = 4.2V | Fosc = 25 MHz | |
| | | 13 | 33 | mA | +125°C | VDD = 5.0V | (PRI_RUN mode, EC oscillator) | |
| | All devices | 18 | 42 | mA | -40°C | | | |
| | | 19 | 42 | mA | +25°C | VDD = 4.2V | | |
| | | 19 42 mA +85°C FOSC = | | | | | | |
| | All devices | 25 | 48 | mA | A -40°C (PRI_RUN mode, EC oscillator) | | | |
| | 25 48 mA +25°C VDD = 5.0V | | | | | , | | |
| | | 25 | 48 | mA | +85°C | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Low-power Timer1 oscillator selected.

| (Industrial) | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for extended | | | | | | | | |
|--------------|-------------------------------------|-----|---|-------|--------|------------|---|--|--|--|--|
| | | | | | | | | | | | |
| Param No. | Device | Тур | Max | Units | | Conditio | ons | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | | | |
| | All devices | 9.0 | 19 | mA | -40°C | | | | | | |
| | | 9.0 | 18 | mA | +25°C | VDD = 4.2V | Fosc = 4 MHz. 16 MHz internal (PRI RUN HS+PLL) | | | | |
| | | 9.0 | 17 | mA | +85°C | VDD = 4.2V | | | | | |
| | Extended devices only | 9.6 | 30 | mA | +125°C | | (****_********************************* | | | | |
| | All devices | 12 | 25 | mA | -40°C | | | | | | |
| | | 12 | 24 | mA | +25°C | VDD = 5.0V | Fosc = 4 MHz, 16 MHz internal | | | | |
| | | 12 | 23 | mA | +85°C | VDD = 5.0V | (PRI RUN HS+PLL) | | | | |
| | Extended devices only | 12 | 42 | mA | +125°C | | | | | | |
| | All devices | 20 | 42 | mA | -40°C | | Fosc = 10 MHz, | | | | |
| | | 20 | 42 | mA | +25°C | VDD = 4.2V | 40 MHz internal | | | | |
| | | 20 | 42 | mA | +85°C | | (PRI_RUN HS+PLL) | | | | |
| | All devices | 28 | 48 | mA | -40°C | | Fosc = 10 MHz, | | | | |
| | | 28 | 48 | mA | +25°C | VDD = 5.0V | 40 MHz internal | | | | |
| | | 28 | 48 | mA | +85°C | | (PRI_RUN HS+PLL) | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

| PIC18LF6X27/6X22/8X27/8X22 (Industrial) | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | |
|---|-------------------------------------|--|---|------------|--------|------------|---|--|--|
| PIC18F6X27/6X22/8X27/8X22 (Industrial, Extended) | | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | |
| Param No. | Тур | Max | Units | Conditions | | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 78 | 215 | μΑ | -40°C | | | | |
| | | 78 | 210 | μΑ | +25°C | VDD = 2.0V | Fosc = 1 MHz (PRI_IDLE mode, EC oscillator) | | |
| | | 84 | 205 | μΑ | +85°C | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 144 | 325 | μΑ | -40°C | VDD = 3.0V | | | |
| | | 144 | 300 | μA | +25°C | | | | |
| | | 144 | 288 | μΑ | +85°C | | | | |
| | All devices | 360 | 575 | μΑ | -40°C | VDD = 5.0V | | | |
| | | 290 | 540 | μΑ | +25°C | | | | |
| | | 360 | 515 | μA | +85°C | VDD = 3.0V | | | |
| | Extended devices only | 0.38 | 1.1 | mA | +125°C | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 312 | 570 | μΑ | -40°C | | | | |
| | | 305 | 540 | μA | +25°C | VDD = 2.0V | | | |
| | | 324 | 515 | μA | +85°C | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 0.5 | 1.1 | mA | -40°C | 1 | | | |
| | | 0.6 | 1.0 | mA | +25°C | VDD = 3.0V | Fosc = 4 MHz (PRI_IDLE mode, | | |
| | | 0.6 | 0.9 | mA | +85°C | | EC oscillator) | | |
| | All devices | 1.1 | 1.8 | mA | -40°C | | | | |
| | | 1.1 | 1.7 | mA | +25°C | | | | |
| | | 1.1 | 1.6 | mA | +85°C | | | | |
| | Extended devices only | 1.2 | 3.1 | mA | +125°C | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

| PIC18LF (Indu | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | |
|------------------|--|---|-----|-------|------------|-------------|---|--|--|
| | X27/6X22/8X27/8X22 strial, Extended) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | |
| | Extended devices only | 3.4 | 8.4 | mA | +125°C | VDD = 4.2V | Fosc = 25 MHz | | |
| | | 5.2 | 13 | mA | +125°C | VDD = 5.0V | (PRI_IDLE mode, EC oscillator) | | |
| | All devices | 7.2 | 19 | mA | -40°C | | | | |
| | | 7.4 | 19 | mA | +25°C | VDD = 4.2 V | _ | | |
| | | 7.8 | 19 | mA | +85°C | | Fosc = 40 MHz (PRI_IDLE mode, | | |
| | All devices | 9.7 | 21 | mA | -40°C | | EC oscillator) | | |
| | | 11 | 21 | mA | +25°C | VDD = 5.0V | , | | |
| | | 10 | 21 | mA | +85°C | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;
- $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.
- 3: Low-power Timer1 oscillator selected.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

| PIC18LF6X27/6X22/8X27/8X22 (Industrial) | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | |
|--|---|--|-----|-------|-------|------------|--|--|--|--|
| PIC18F6 (Indu | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | | | |
| Param No. | Device | Тур | Max | Units | | Conditions | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 17 | 48 | μΑ | -40°C | | | | | |
| | | 18 | 48 | μΑ | +25°C | VDD = 2.0V | Fosc = 32 kHz ⁽³⁾ (SEC_RUN mode, Timer1 as clock) | | | |
| | | 19 | 48 | μA | +70°C | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 48 | 89 | μA | -40°C | VDD = 3.0V | | | | |
| | | 42 | 84 | μA | +25°C | | | | | |
| | | 37 | 80 | μA | +70°C | | | | | |
| | All devices | 120 | 180 | μA | -40°C | | | | | |
| | | 97 | 180 | μΑ | +25°C | VDD = 5.0V | | | | |
| | | 90 | 180 | μA | +70°C | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 3.0 | 14 | μΑ | -40°C | | | | | |
| | | 4.4 | 14 | μΑ | +25°C | VDD = 2.0V | | | | |
| | | 5.4 | 14 | μΑ | +70°C | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | 6.0 | 18 | μΑ | -40°C | | Fosc = 32 kHz ⁽³⁾ | | | |
| | | 6.5 | 18 | μΑ | +25°C | VDD = 3.0V | (SEC_IDLE mode, | | | |
| | | 7.6 | 18 | μΑ | +70°C | | Timer1 as clock) | | | |
| | All devices | 10.0 | 30 | μΑ | -40°C | | | | | |
| | | 10.5 | 30 | μΑ | +25°C | VDD = 5.0V | | | | |
| | | 11.0 | 43 | μA | +70°C | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

Low-power Timer1 oscillator selected.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

3:

| PIC18LF (Indus | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | | |
|-------------------|---|-----------------|---------------------------------|-------|-----------------|------------|---------------------------------|--|--|--|
| PIC18F6 | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | | |
| | Module Differential Currents (| AIWDT, Δ | DT. AIBOR. AILVD. AIOSCB. AIAD) | | | | | | | |
| D022 | Watchdog Timer | 1.5 | 5.7 | μA | -40°C | | | | | |
| (Δ IWDT) | | 1.6 | 6.3 | μA | +25°C | VDD = 2.0V | | | | |
| | | 2.4 | 6.3 | μΑ | +85°C | | | | | |
| | | 2.3 | 6.6 | μΑ | -40°C | | | | | |
| | | 2.4 | 7.2 | μΑ | +25°C | VDD = 3.0V | | | | |
| | | 3.4 | 7.2 | μΑ | +85°C | | | | | |
| | | 4.8 | 12 | μA | -40°C | | | | | |
| | | 6.0 | 12 | μA | +25°C | VDD = 5.0V | | | | |
| | | 6.1 | 12 | μA | +85°C | VDD = 0.0V | | | | |
| | | 10 | 16 | μA | +125°C | | | | | |
| D022A | Brown-out Reset ⁽⁴⁾ | 4.2 | 48 | μΑ | -40°C to +85°C | VDD = 3.0V | | | | |
| $(\Delta IBOR)$ | | 48 | 54 | μA | -40°C to +85°C | | | | | |
| | | 66 | 54 | μA | -40°C to +125°C | VDD = 5.0V | | | | |
| | | 0 | 2.4 | μA | -40°C to +85°C | 100 0101 | Sleep mode, | | | |
| | | 0 | 6.0 | μA | -40°C to +125°C | | BOREN1:BOREN0 = 10 | | | |
| D022B | High/Low-Voltage Detect ⁽⁴⁾ | 2.7 | 47 | μA | -40°C to +85°C | VDD = 2.0V | | | | |
| (∆ILVD) | | 30 | 48 | μA | -40°C to +85°C | VDD = 3.0V | | | | |
| | | 35 | 54 | μA | -40°C to +85°C | VDD = 5.0V | | | | |
| | | 36 | 54 | μA | -40°C to +125°C | | | | | |
| D025 | Timer1 Oscillator | 2.5 | 8.1 | μA | -40°C | | | | | |
| (∆IOSCB) | | 2.2 | 8.7 | μA | +25°C | VDD = 2.0V | 32 kHz on Timer1 ⁽³⁾ | | | |
| | | 2.5 | 8.7 | μA | +85°C | | | | | |
| | | 2.6 | 9.1 | μA | -40°C | | 00 H H T (3) | | | |
| | | 3.1 | 9.7 | μA | +25°C | VDD = 3.0V | 32 kHz on Timer1 ⁽³⁾ | | | |
| | | 3.5 | 9.7 | μA | +85°C | | | | | |
| | | 3.6 | 9.6 | μΑ | -40°C | | 00 H H T (3) | | | |
| | | 3.8 | 9.6 | μA | +25°C | VDD = 5.0V | 32 kHz on Timer1 ⁽³⁾ | | | |
| | | 4.0 | 9.6 | μA | +85°C | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Low-power Timer1 oscillator selected.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

^{2:} The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

28.2 DC Characteristics: Po

Power-Down and Supply Current PIC18F6X27/6X22/8X27/8X22 (Industrial, Extended) PIC18LF6X27/6X22/8X27/8X22 (Industrial) (Continued)

| PIC18LF6 (Indus | 6 X27/6X22/8X27/8X22 strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | |
|--------------------|--|---|-----|-------|---|------------|------------|--|--|
| | (27/6X22/8X27/8X22 strial, Extended) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | |
| D026 | A/D Converter | 1.2 | 2.4 | μA | -40°C to +85°C VDD = 2.0V | | | | |
| (Δ IAD) | | 1.2 | 2.4 | μΑ | -40°C to +85°C $VDD = 3.0V$ A/D on, not converting, | | | | |
| | | 1.2 | 2.4 | μΑ | -40°C to +85°C | VDD = 5.0V | Sleep mode | | |
| | | 2.4 | 9.6 | μA | -40°C to +125°C | VDD = 5.0V | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

Low-power Timer1 oscillator selected.

3:

28.3 DC Characteristics: PIC18F8722 (Industrial, Extended) PIC18LF6X27/6X22/8X27/8X22 (Industrial)

| | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | |
|---------------|--------|--|--|-----------------|--------|-----------------------------|--|
| Param No. | Symbol | Characteristic | Min Max | | Units | Conditions | |
| | VIL | Input Low Voltage | | | | | |
| | | I/O ports: | | | | | |
| D030 | | with TTL buffer | Vss | 0.15 Vdd | V | Vdd < 4.5V | |
| D030A | | | _ | 0.8 | V | $4.5V \le VDD \le 5.5V$ | |
| D031 | | with Schmitt Trigger buffer | Vss | 0.2 Vdd | V | | |
| D032 | | MCLR | Vss | 0.2 Vdd | V | | |
| D033 | | OSC1 | Vss | 0.3 Vdd | V | HS, HSPLL modes | |
| D033A | | OSC1 | Vss | 0.2 Vdd | V | RC, EC modes ⁽¹⁾ | |
| D033B | | OSC1 | Vss | 0.3 | V | XT, LP modes | |
| D034 | | T13CKI | Vss | 0.3 | V | | |
| | VIH | Input High Voltage | | | | | |
| | | I/O ports: | | | | | |
| D040 | | with TTL buffer | 0.25 VDD + 0.8V | Vdd | V | VDD < 4.5V | |
| D040A | | | 2.0 | Vdd | V | $4.5V \le VDD \le 5.5V$ | |
| D041 | | with Schmitt Trigger buffer | 0.8 Vdd | Vdd | V | | |
| D042 | | MCLR | 0.8 Vdd | Vdd | V | | |
| D043 | | OSC1 | 0.7 Vdd | Vdd | V | HS, HSPLL modes | |
| D043A | | OSC1 | 0.8 Vdd | Vdd | V | EC mode | |
| D043B | | OSC1 | 0.9 Vdd | Vdd | V | RC mode ⁽¹⁾ | |
| D043C D044 | | OSC1 T13CKI | 1.6 1.6 | Vdd Vdd | V V | XT, LP modes | |
| D044 | lıL | Input Leakage Current ^(2,3) | 1.0 | 100 | v | | |
| D060 | | I/O ports | | ±1 | μA | $VSS \leq VPIN \leq VDD,$ | |
| 0000 | | | | <u></u> <u></u> | μΑ | Pin at high-impedance | |
| D061 | | MCLR | — | ±5 | μA | $Vss \le VPIN \le VDD$ | |
| D063 | | OSC1 | _ | ±5 | μA | $Vss \le VPIN \le VDD$ | |
| | IPU | Weak Pull-up Current | | | | | |
| D070 | IPURB | PORTB weak pull-up current | 50 | 400 | μA | VDD = 5V, VPIN = VSS | |

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

28.3 DC Characteristics: PIC18F8722 (Industrial, Extended) PIC18LF6X27/6X22/8X27/8X22 (Industrial) (Continued)

| DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | |
|--------------------|--------|--|--|-----|-------|--|--|
| Param No. | Symbol | Characteristic | Min | Max | Units | Conditions | |
| | Vol | Output Low Voltage | | | | | |
| D080 | | I/O ports | _ | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C | |
| D083 | | OSC2/CLKO (RC, RCIO, EC, ECIO modes) | _ | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C | |
| | Vон | Output High Voltage ⁽³⁾ | | | | | |
| D090 | | I/O ports | Vdd - 0.7 | — | V | IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С | |
| D092 | | OSC2/CLKO (RC, RCIO, EC, ECIO modes) | Vdd - 0.7 | — | V | IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С | |
| | | Capacitive Loading Specs on Output Pins | | | | | |
| D100 | COSC2 | OSC2 pin | _ | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1 | |
| D101 | Сю | All I/O pins and OSC2 (in RC mode) | _ | 50 | pF | To meet the AC Timing Specifications | |
| D102 | Св | SCLx, SDAx | _ | 400 | pF | I ² C [™] Specification | |

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

| DC CH | ARACTE | ERISTICS | | | | | unless otherwise stated) ≤ +85°C for industrial |
|--------------|--------|---|------|------|-----|-------|--|
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| | | Data EEPROM Memory | | | | | |
| D120 | ED | Byte Endurance | 100K | 1M | — | E/W | -40°C to +85°C |
| D121 | Vdrw | VDD for Read/Write | Vmin | _ | 5.5 | V | Using EECON to read/write VMIN = Minimum operating voltage |
| D122 | TDEW | Erase/Write Cycle Time | | 4 | — | ms | |
| D123 | Tretd | Characteristic Retention | 40 | — | — | Year | Provided no other specifications are violated |
| D124 | Tref | Number of Total Erase/Write Cycles before Refresh ⁽¹⁾ | 1M | 10M | — | E/W | -40°C to +85°C |
| D125 | IDDP | Supply Current during Programming | — | 10 | — | mA | |
| | | Program Flash Memory | | | | | |
| D130 | Eр | Cell Endurance | 10K | 100K | — | E/W | -40°C to +85°C |
| D131 | Vpr | VDD for Read | VMIN | — | 5.5 | V | VMIN = Minimum operating voltage |
| D132B | Vpew | VDD for Self-Timed Write and Row Erase | VMIN | — | 5.5 | V | VMIN = Minimum operating voltage |
| D133A | TIW | Self-Timed Write Cycle Time | | 2 | _ | ms | |
| D134 | Tretd | Characteristic Retention | 40 | 100 | _ | Year | Provided no other specifications are violated |
| D135 | IDDP | Supply Current during Programming | | 10 | | mA | |

| TABLE 28-1: | MEMORY PROGRAMMING REQUIREMENTS |
|-------------|---------------------------------|
|-------------|---------------------------------|

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Refer to Section 8.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

TABLE 28-2: COMPARATOR SPECIFICATIONS

| Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated) | | | | | | | | | | |
|--|---------------------|---|-------------------------|------|-----------|-----|----------------------------|----------|--|--|
| Param No. | Sym Characteristics | | Sym Characteristics Min | | Тур | Мах | Units | Comments | | |
| D300 | VIOFF | Input Offset Voltage | _ | ±5.0 | ±10 | mV | | | | |
| D301 | VICM | Input Common Mode Voltage | 0 | — | Vdd - 1.5 | V | | | | |
| D302 | CMRR | Common Mode Rejection Ratio | 55 | — | | dB | | | | |
| 300 | TRESP | Response Time ⁽¹⁾ | — | 150 | 400 | ns | PIC18FXXXX | | | |
| 300A | | | — | 150 | 600 | ns | PIC18LFXXXX, VDD = 2.0V | | | |
| 301 | TMC20V | Comparator Mode Change to Output Valid | — | — | 10 | μs | | | | |

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 28-3: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

| Operating | Dperating Conditions: $3.0V < VDD < 5.5V$, $-40^{\circ}C < TA < +85^{\circ}C$ (unless otherwise stated) | | | | | | | | | | |
|--------------|---|------------------------------|--------|----|--------|-----|--|--|--|--|--|
| Param No. | Sym Characteristics Min Typ Max Units Comment | | | | | | | | | | |
| D310 | VRES | Resolution | Vdd/24 | _ | VDD/32 | LSb | | | | | |
| D311 | VRAA | Absolute Accuracy | — | _ | 1/2 | LSb | | | | | |
| D312 | VRur | Unit Resistor Value (R) | — | 2k | — | Ω | | | | | |
| 310 | TSET | Settling Time ⁽¹⁾ | — | _ | 10 | μs | | | | | |

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.






TABLE 28-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

| Param No. | Symbol | Symbol Characterist | | Min | | Max | Units | Conditions |
|--------------|--------|------------------------|--------------|------|------|------|-------|------------|
| D420 | | | HLVDL = 0000 | 2.06 | 2.17 | 2.28 | V | |
| | | Transition High-to-Low | HLVDL = 0001 | 2.12 | 2.23 | 2.34 | V | |
| | | | HLVDL = 0010 | 2.24 | 2.36 | 2.48 | V | |
| | | | HLVDL = 0011 | 2.32 | 2.44 | 2.56 | V | |
| | | | HLVDL = 0100 | 2.47 | 2.60 | 2.73 | V | |
| | | | HLVDL = 0101 | 2.65 | 2.79 | 2.93 | V | |
| | | | HLVDL = 0110 | 2.74 | 2.89 | 3.04 | V | |
| | | | HLVDL = 0111 | 2.96 | 3.12 | 3.28 | V | |
| | | | HLVDL = 1000 | 3.22 | 3.39 | 3.56 | V | |
| | | | HLVDL = 1001 | 3.37 | 3.55 | 3.73 | V | |
| | | | HLVDL = 1010 | 3.52 | 3.71 | 3.90 | V | |
| | | | HLVDL = 1011 | 3.70 | 3.90 | 4.10 | V | |
| | | | HLVDL = 1100 | 3.90 | 4.11 | 4.32 | V | |
| | | | HLVDL = 1101 | 4.11 | 4.33 | 4.55 | V | |
| | | | HLVDL = 1110 | 4.36 | 4.59 | 4.82 | V | |

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial

28.4 AC (Timing) Characteristics

28.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

| 1. TppS2ppS | 8 | 3. Tcc:s⊤ | (I ² C [™] specifications only) |
|----------------------------|---------------------------------|-----------|---|
| 2. TppS | | 4. Ts | (I ² C specifications only) |
| Т | | | |
| F | Frequency | Т | Time |
| Lowercase le | etters (pp) and their meanings: | | |
| рр | | | |
| сс | CCP1 | osc | OSC1 |
| ck | CLKO | rd | RD |
| cs | CS | rw | RD or WR |
| di | SDI | sc | SCK |
| do | SDO | ss | SS |
| dt | Data in | tO | TOCKI |
| io | I/O port | t1 | T13CKI |
| mc | MCLR | wr | WR |
| Uppercase le | etters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| н | High | R | Rise |
| I | Invalid (High-Impedance) | V | Valid |
| L | Low | Z | High-Impedance |
| I ² C only | | | |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |
| TCC:ST (I ² C s | specifications only) | | |
| CC | | | |
| HD | Hold | SU | Setup |
| ST | | | |
| DAT | DATA input hold | STO | Stop condition |
| STA | Start condition | | |

28.4.2 TIMING CONDITIONS


The temperature and voltages specified in Table 28-5 apply to all timing specifications unless otherwise noted. Figure 28-5 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F6X27/6X22/8X27/8X22 and PIC18LF6X27/6X22/8X27/8X22 families of devices specifically and only those devices.

TABLE 28-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

| | Standard Operating Conditions (unless otherwise stated) | | | | | |
|--------------------|--|--|--|--|--|--|
| | Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | |
| AC CHARACTERISTICS | $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | |
| AC CHARACTERISTICS | Operating voltage VDD range as described in the DC specifications in Section 28.1 and Section 28.3 . | | | | | |
| | | | | | | |
| | LF parts operate for industrial temperatures only. | | | | | |

FIGURE 28-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



28.4.3 TIMING DIAGRAMS AND SPECIFICATIONS






TABLE 28-6: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Мах | Units | Conditions |
|---------------|--------|--|------|-------|-------|--------------------------|
| 1A | Fosc | External CLKI Frequency ⁽¹⁾ | DC | 1 | MHz | XT, RC Oscillator mode |
| | | | DC | 25 | MHz | HS Oscillator mode |
| | | | DC | 31.25 | kHz | LP Oscillator mode |
| | | | DC | 40 | MHz | EC Oscillator mode |
| | | Oscillator Frequency ⁽¹⁾ | DC | 4 | MHz | RC Oscillator mode |
| | | | 0.1 | 4 | MHz | XT Oscillator mode |
| | | | 4 | 25 | MHz | HS Oscillator mode |
| | | | 4 | 10 | MHz | HS + PLL Oscillator mode |
| | | | 5 | 200 | kHz | LP Oscillator mode |
| 1 | Tosc | External CLKI Period ⁽¹⁾ | 1000 | — | ns | XT, RC Oscillator mode |
| | | | 40 | — | ns | HS Oscillator mode |
| | | | 32 | — | μs | LP Oscillator mode |
| | | | 25 | — | ns | EC Oscillator mode |
| | | Oscillator Period ⁽¹⁾ | 250 | — | ns | RC Oscillator mode |
| | | | 250 | 1 | μs | XT Oscillator mode |
| | | | 40 | 250 | ns | HS Oscillator mode |
| | | | 100 | 250 | ns | HS + PLL Oscillator mode |
| | | | 5 | — | μs | LP Oscillator mode |
| 2 | Тсү | Instruction Cycle Time ⁽¹⁾ | 100 | — | ns | Tcy = 4/Fosc, Industrial |
| | | | 160 | — | ns | TCY = 4/FOSC, Extended |
| 3 | TosL, | External Clock in (OSC1) | 30 | — | ns | XT Oscillator mode |
| | TosH | High or Low Time | 2.5 | — | μs | LP Oscillator mode |
| | | | 10 | — | ns | HS Oscillator mode |
| 4 | TosR, | External Clock in (OSC1) | — | 20 | ns | XT Oscillator mode |
| | TosF | Rise or Fall Time | — | 50 | ns | LP Oscillator mode |
| | | | | 7.5 | ns | HS Oscillator mode |

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|--------------|-----------------|-------------------------------|-----|------|-----|-------|--------------|
| F10 | Fosc | Oscillator Frequency Range | 4 | _ | 10 | MHz | HS mode only |
| F11 | Fsys | On-Chip VCO System Frequency | 16 | _ | 40 | MHz | HS mode only |
| F12 | t _{rc} | PLL Start-up Time (Lock Time) | — | _ | 2 | ms | |
| F13 | ΔCLK | CLKO Stability (Jitter) | -2 | _ | +2 | % | |

TABLE 28-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 28-8:AC CHARACTERISTICS: INTERNAL RC ACCURACYPIC18F6X27/6X22/8X27/8X22 (INDUSTRIAL, EXTENDED)PIC18LF6X27/6X22/8X27/8X22 (INDUSTRIAL)


| | F 6X27/6X22/8X27/8X22 ustrial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | | |
|---|--|--|--|--------|----------|---------------------------------|----------------|--|--|--|--|
| PIC18F6X27/6X22/8X27/8X22 (Industrial, Extended) | | | tandard Operating Conditions (unless otherwise stated)operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | | |
| Param No. | Device | Min | Тур | Max | Units | C | onditions | | | | |
| | INTOSC Accuracy @ Freq = 8 M | IHz, 4 MH | z, 2 MHz, | 1 MHz, | 500 kHz, | 250 kHz, 125 kHz ⁽¹⁾ | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | -2 | +/-1 | 2 | % | +25°C | VDD = 2.7-3.3V | | | | |
| | | -5 | _ | 5 | % | -10°C to +85°C | VDD = 2.7-3.3V | | | | |
| | | -10 | +/-1 | 10 | % | -40°C to +85°C | VDD = 2.7-3.3V | | | | |
| | PIC18F6X27/6X22/8X27/8X22 | -2 | +/-1 | 2 | % | +25°C | VDD = 4.5-5.5V | | | | |
| | | -5 | — | 5 | % | -10°C to +85°C | VDD = 4.5-5.5V | | | | |
| | | -10 | +/-1 | 10 | % | -40°C to +85°C | VDD = 4.5-5.5V | | | | |
| | INTRC Accuracy @ Freq = 31 kl | Ηz ⁽²⁾ | | | | | | | | | |
| | PIC18LF6X27/6X22/8X27/8X22 | -15 | — | 15 | % | -40°C to +85°C | VDD = 2.7-3.3V | | | | |
| | PIC18F6X27/6X22/8X27/8X22 | -15 | +/-8 | 15 | % | -40°C to +85°C | VDD = 4.5-5.5V | | | | |


Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

PIC18F8722 FAMILY






| TABLE 28-9: CL | KO AND I/O TIMING REQUIREMENTS |
|----------------|--------------------------------|
|----------------|--------------------------------|

| Param No. | Symbol | Characteristic | | Min | Тур | Мах | Units | Conditions |
|--------------|----------|---|-----------------|---------------|-----|--------------|-------|------------|
| 10 | TosH2cĸL | OSC1 \uparrow to CLKO ↓ | | — | 75 | 200 | ns | (Note 1) |
| 11 | TosH2ckH | OSC1 ↑ to CLKO ↑ | | — | 75 | 200 | ns | (Note 1) |
| 12 | ТскR | CLKO Rise Time | | — | 35 | 100 | ns | (Note 1) |
| 13 | ТскF | CLKO Fall Time | | — | 35 | 100 | ns | (Note 1) |
| 14 | TckL2IOV | CLKO ↓ to Port Out Valid | 1 | — | | 0.5 Tcy + 20 | ns | (Note 1) |
| 15 | ТюV2скН | Port In Valid before CLK | C↑ | 0.25 Tcy + 25 | | _ | ns | (Note 1) |
| 16 | TckH2iol | Port In Hold after CLKO ↑ | | 0 | | _ | ns | (Note 1) |
| 17 | TosH2IoV | OSC1 ↑ (Q1 cycle) to Port Out Valid | | — | 50 | 150 | ns | |
| 18 | TosH2iol | OSC1 ↑ (Q2 cycle) to | PIC18FXXXX | 100 | _ | _ | ns | |
| 18A | | Port Input Invalid (I/O in hold time) | PIC18LFXXXX | 200 | _ | — | ns | VDD = 2.0V |
| 19 | TioV2osH | Port Input Valid to OSC1 ² time) | ↑ (I/O in setup | 0 | _ | — | ns | |
| 20 | TIOR | Port Output Rise Time | PIC18FXXXX | — | 10 | 25 | ns | |
| 20A | | | PIC18LFXXXX | — | | 60 | ns | VDD = 2.0V |
| 21 | TIOF | Port Output Fall Time | PIC18FXXXX | — | 10 | 25 | ns | |
| 21A | | PIC18LFXXXX | | — | | 60 | ns | VDD = 2.0V |
| 22† | TINP | INT pin High or Low Time | | Тсү | _ | — | ns | |
| 23† | Trbp | RB7:RB4 Change INT Hi | gh or Low Time | Тсү | — | — | ns | |

† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.



| Param. No | Symbol | Characteristics | Min | Тур | Мах | Units |
|--------------|----------|---|----------------|-----------|----------------|-------|
| 150 | TadV2alL | Address Out Valid to ALE \downarrow (address setup time) | 0.25 Tcy – 10 | _ | — | ns |
| 151 | TalL2adl | ALE \downarrow to Address Out Invalid (address hold time) | 5 | _ | _ | ns |
| 155 | TalL2oeL | ALE \downarrow to $\overline{OE} \downarrow$ | 10 | 0.125 TCY | — | ns |
| 160 | TadZ2oeL | AD high-Z to $\overline{OE} \downarrow$ (bus release to \overline{OE}) | 0 | _ | — | ns |
| 161 | ToeH2adD | OE ↑ to AD Driven | 0.125 Tcy – 5 | _ | — | ns |
| 162 | TadV2oeH | LS Data Valid before \overline{OE} \uparrow (data setup time) | 20 | _ | — | ns |
| 163 | ToeH2adl | \overline{OE} to Data In Invalid (data hold time) | 0 | _ | — | ns |
| 164 | TalH2alL | ALE Pulse Width | — | Тсү | — | ns |
| 165 | ToeL2oeH | OE Pulse Width | 0.5 Tcy – 5 | 0.5 TCY | — | ns |
| 166 | TalH2alH | ALE \uparrow to ALE \uparrow (cycle time) | — | 0.25 TCY | — | ns |
| 167 | Tacc | Address Valid to Data Valid | 0.75 Tcy – 25 | | — | ns |
| 168 | Тое | $\overline{OE}\downarrow$ to Data Valid | | | 0.5 Tcy – 25 | ns |
| 169 | TalL2oeH | ALE \downarrow to \overline{OE} \uparrow | 0.625 Tcy – 10 | _ | 0.625 Tcy + 10 | ns |
| 171 | TalH2csL | Chip Enable Active to ALE \downarrow | 0.25 Tcy - 20 | _ | — | ns |
| 171A | TubL2oeH | AD Valid to Chip Enable Active | _ | | 10 | ns |

| TABLE 28-10: | CLKO AN | D I/O TIMINO | REQUIREMENTS |
|--------------|---------|--------------|--------------|
| | | | |

PIC18F8722 FAMILY




FIGURE 28-9: PROGRAM MEMORY WRITE TIMING DIAGRAM

| TABLE 28-11: | PROGRAM MEMORY WRITE TIMING REQUIREMENTS |
|--------------|--|
|--------------|--|

| Param. No | Symbol | Characteristics | Min | Тур | Max | Units |
|--------------|----------|--|---------------|----------|-----|-------|
| 150 | TadV2alL | Address Out Valid to ALE \downarrow (address setup time) | 0.25 Tcy – 10 | — | _ | ns |
| 151 | TalL2adl | ALE \downarrow to Address Out Invalid (address hold time) | 5 | — | _ | ns |
| 153 | TwrH2adl | \overline{WRn} \uparrow to Data Out Invalid (data hold time) | 5 | — | _ | ns |
| 154 | TwrL | WRn Pulse Width | 0.5 Tcy – 5 | 0.5 TCY | _ | ns |
| 156 | TadV2wrH | Data Valid before \overline{WRn} \uparrow (data setup time) | 0.5 Tcy – 10 | — | _ | ns |
| 157 | TbsV2wrL | Byte Select Valid before $\overline{WRn}\downarrow$ (byte select setup time) | 0.25 TCY | — | _ | ns |
| 157A | TwrH2bsI | \overline{WRn} \uparrow to Byte Select Invalid (byte select hold time) | 0.125 Tcy – 5 | — | | ns |
| 166 | TalH2alH | ALE \uparrow to ALE \uparrow (cycle time) | — | 0.25 TCY | | ns |
| 171 | TalH2csL | Chip Enable Active to ALE \downarrow | 0.25 Tcy – 20 | — | _ | ns |
| 171A | TubL2oeH | AD Valid to Chip Enable Active | | _ | 10 | ns |






FIGURE 28-11: BROWN-OUT RESET TIMING





TABLE 28-12: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Тур | Мах | Units | Conditions |
|---------------|--------|---|-----------|-----|-----------|-------|---------------------------|
| 30 | TmcL | MCLR Pulse Width (low) | 2 | | | μs | |
| 31 | Twdt | Watchdog Timer Time-out Period (no postscaler) | 3.4 | 4.0 | 4.6 | ms | |
| 32 | Tost | Oscillation Start-up Timer Period | 1024 Tosc | _ | 1024 Tosc | _ | Tosc = OSC1 period |
| 33 | TPWRT | Power-up Timer Period | 55.6 | 64 | 75 | ms | |
| 34 | Tioz | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | — | 2 | — | μs | |
| 35 | TBOR | Brown-out Reset Pulse Width | 200 | _ | — | μs | $VDD \le BVDD$ (see D005) |
| 36 | TIRVST | Time for Internal Reference Voltage to become Stable | — | 20 | 50 | μs | |
| 37 | Tlvd | High/Low-Voltage Detect Pulse Width | 200 | _ | — | μs | $VDD \leq VHLVD$ |
| 38 | TCSD | CPU Start-up Time | — | 10 | — | μs | |
| 39 | TIOBST | Time for INTOSC to Stabilize | _ | 1 | — | μs | |

© 2004 Microchip Technology Inc.

FIGURE 28-12: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



| Param No. | Symbol | Characteristic | | | Min | Max | Units | Conditions |
|--------------|-----------------|---------------------------|---|----------------|---|--------|-------|--|
| 40 | TT0H T0CKI High | | n Pulse Width | No prescaler | 0.5 Tcy + 20 | — | ns | |
| | | | With prescale | | 10 | _ | ns | |
| 41 | T⊤0L | T0CKI Low | Pulse Width | No prescaler | 0.5 Tcy + 20 | — | ns | |
| | | | | With prescaler | 10 | — | ns | |
| 42 | T⊤0P | T0CKI Peri | od | No prescaler | Tcy + 10 | — | ns | |
| | | | | With prescaler | Greater of: 20 ns or (TCY + 40)/N | _ | ns | N = prescale value (1, 2, 4,, 256) |
| 45 | T⊤1H | T13CKI | Synchronous, no | o prescaler | 0.5 Tcy + 20 | — | ns | |
| | | High Time | Synchronous, with prescaler Asynchronous | PIC18FXXXX | 10 | — | ns | |
| | | | | PIC18LFXXXX | 25 | — | ns | VDD = 2.0V |
| | | | | PIC18FXXXX | 30 | — | ns | |
| | | | | PIC18LFXXXX | 50 | — | ns | VDD = 2.0V |
| 46 | T⊤1L | T13CKI | 13CKI Synchronous, ne | o prescaler | 0.5 TCY + 5 | — | ns | |
| | | Low Time | Synchronous, | PIC18FXXXX | 10 | — | ns | |
| | | | with prescaler | PIC18LFXXXX | 25 | — | ns | VDD = 2.0V |
| | | | Asynchronous | PIC18FXXXX | 30 | — | ns | |
| | | | | PIC18LFXXXX | 50 | — | ns | VDD = 2.0V |
| 47 | T⊤1P | T13CKI Input Period | Synchronous | | Greater of: 20 ns or (TcY + 40)/N | _ | ns | N = prescale value (1, 2, 4, 8) |
| | | | Asynchronous | | 60 | — | ns | |
| | F⊤1 | T13CKI Os | cillator Input Freq | uency Range | DC | 50 | kHz | |
| 48 | TCKE2TMRI | Delay from Timer Incre | External T13CKI ment | Clock Edge to | 2 Tosc | 7 Tosc | | |

FIGURE 28-13: CAPTURE/COMPARE/PWM TIMINGS (ALL ECCP/CCP MODULES)




TABLE 28-14: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL ECCP/CCP MODULES)

| Param No. | Symbol | Characteristic | | Min | Max | Units | Conditions | |
|--------------|--------|-------------------------|------------|------------------------|--------------|-------|------------------------------------|------------|
| 50 1 | TccL | CCPx Input Low | No prescal | er | 0.5 Tcy + 20 | _ | ns | |
| | | Time | With | PIC18FXXXX | 10 | _ | ns | |
| | | | prescaler | PIC18LFXXXX | 20 | _ | ns | VDD = 2.0V |
| 51 | ТссН | CCPx Input High Time | No prescal | er | 0.5 TCY + 20 | _ | ns | |
| | | | With | PIC18FXXXX | 10 | _ | ns | |
| | | | prescaler | PIC18LFXXXX | 20 | _ | ns | VDD = 2.0V |
| 52 | TCCP | CCPx Input Period | | <u>3 Tcy + 40</u> N | _ | ns | N = prescale value (1, 4 or 16) | |
| 53 | TccR | CCPx Output Fall Time | | PIC18FXXXX | _ | 25 | ns | |
| | | | | PIC18LFXXXX | _ | 45 | ns | VDD = 2.0V |
| 54 | TCCF | CCPx Output Fa | ll Time | PIC18FXXXX | _ | 25 | ns | |
| | | PIC18LFX | | PIC18LFXXXX | _ | 45 | ns | VDD = 2.0V |




FIGURE 28-14: PARALLEL SLAVE PORT TIMING (PIC18F8527/8622/8627/8722)

TABLE 28-15: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F8527/8622/8627/8722)

| Param. No. | Symbol | Characteristic | | Min | Max | Units | Conditions |
|---------------|----------|---|------------|-----|-------|------------|------------|
| 62 | TdtV2wrH | Data In Valid before $\overline{WR} \uparrow$ or $\overline{CS} \uparrow$ (setup time) | | 20 | — | ns | |
| 63 | | TwrH2dtI $\overline{WR} \uparrow \text{ or } \overline{CS} \uparrow \text{ to Data-In}$ | PIC18FXXXX | 20 | _ | ns | |
| | | Invalid (hold time) | 35 | _ | ns | VDD = 2.0V | |
| 64 | TrdL2dtV | $\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to Data–Out Va | lid | | 80 | ns | |
| 65 | TrdH2dtl | $\overline{RD} \uparrow \text{ or } \overline{CS} \downarrow \text{ to Data-Out Invalid}$ | | 10 | 30 | ns | |
| 66 | TibfINH | Inhibit of the IBF Flag bit being Cleared from WR \uparrow or CS \uparrow | | | 3 TCY | | |




FIGURE 28-15: EXAMPLE SPITM MASTER MODE TIMING (CKE = 0)

TABLE 28-16: EXAMPLE SPI™ MODE REQUIREMENTS (MASTER MODE, CKE = 0)

| Param No. | Symbol | Characteristi | C | Min | Max | Units | Conditions |
|--------------|-----------------------|---|-------------|---------------|-----|-------|------------|
| 70 | TssL2scH, TssL2scL | $\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input | | Тсү | — | ns | |
| 71 | TscH | SCKx Input High Time | Continuous | 1.25 TCY + 30 | - | ns | |
| 71A | | (Slave mode) | Single Byte | 40 | _ | ns | (Note 1) |
| 72 | TscL | SCKx Input Low Time (Slave mode) | Continuous | 1.25 Tcy + 30 | _ | ns | |
| 72A | | | Single Byte | 40 | — | ns | (Note 1) |
| 73 | TDIV2scH, TDIV2scL | Setup Time of SDIx Data Input to SCKx Edge | | 100 | | ns | |
| 73A | Тв2в | Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2 | | 1.5 Tcy + 40 | | ns | (Note 2) |
| 74 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | | 100 | | ns | |
| 75 | TDOR | SDOx Data Output Rise Time | PIC18FXXXX | | 25 | ns | |
| | | | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 76 | TDOF | SDOx Data Output Fall Time | · | | 25 | ns | |
| 78 | TscR | SCKx Output Rise Time | PIC18FXXXX | | 25 | ns | |
| | | (Master mode) | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 79 | TscF | SCKx Output Fall Time (Maste | r mode) | — | 25 | ns | |
| 80 | TscH2doV, | SDOx Data Output Valid after | PIC18FXXXX | — | 50 | ns | |
| | TscL2doV | | | — | 100 | ns | VDD = 2.0V |

Note 1: Requires the use of Parameter #73A.





FIGURE 28-16: EXAMPLE SPI[™] MASTER MODE TIMING (CKE = 1)

TABLE 28-17: EXAMPLE SPI™ MODE REQUIREMENTS (MASTER MODE, CKE = 1)

| Param. No. | Symbol | Characterist | ic | Min | Max | Units | Conditions |
|---------------|-----------------------|---|-------------|---------------|-----|-------|------------|
| 71 | TscH | SCKx Input High Time | Continuous | 1.25 Tcy + 30 | _ | ns | |
| 71A | | (Slave mode) | Single Byte | 40 | — | ns | (Note 1) |
| 72 | TscL | SCKx Input Low Time | Continuous | 1.25 Tcy + 30 | _ | ns | |
| 72A | | (Slave mode) | Single Byte | 40 | _ | ns | (Note 1) |
| 73 | TDIV2scH, TDIV2scL | Setup Time of SDIx Data Input to SCKx Edge | | 100 | _ | ns | |
| 73A | Тв2в | Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2 | | 1.5 TCY + 40 | | ns | (Note 2) |
| 74 | TscH2DIL, TscL2DIL | Hold Time of SDIx Data Input to SCKx Edge | | 100 | | ns | |
| 75 | TDOR | SDOx Data Output Rise Time | PIC18FXXXX | | 25 | ns | |
| | | | PIC18LFXXXX | — | 45 | ns | VDD = 2.0V |
| 76 | TDOF | SDOx Data Output Fall Time | • | — | 25 | ns | |
| 78 | TscR | SCKx Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | (Master mode) | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 79 | TscF | SCKx Output Fall Time (Maste | er mode) | | 25 | ns | |
| 80 | TscH2doV, | SDOx Data Output Valid after | PIC18FXXXX | — | 50 | ns | |
| | TscL2doV | SCKx Edge | PIC18LFXXXX | — | 100 | ns | VDD = 2.0V |
| 81 | TDOV2SCH, TDOV2SCL | SDOx Data Output Setup to SCKx Edge | | Тсү | — | ns | |

Note 1: Requires the use of Parameter #73A.





| TABLE 28-18: | EXAMPLE SPI™ MODE REQUIREMENTS (| (SLAVE MODE TIMING, CKE = 0) | |
|--------------|----------------------------------|------------------------------|--|
|--------------|----------------------------------|------------------------------|--|

| Param No. | Symbol | Characteristic | Characteristic | | Max | Units | Conditions |
|--------------|-----------------------|---|---|---------------|-----|----------|------------|
| 70 | TssL2scH, TssL2scL | $\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input | $\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input | | | ns | |
| 71 | TscH | SCKx Input High Time | 1.25 TCY + 30 | — | ns | | |
| 71A | | (Slave mode) | Single Byte | 40 | | ns | (Note 1) |
| 72 | TscL | SCKx Input Low Time | Continuous | 1.25 TCY + 30 | _ | ns | |
| 72A | | (Slave mode) | Single Byte | 40 | | ns | (Note 1) |
| 73 | TDIV2scH, TDIV2scL | Setup Time of SDIx Data Input to SCKx | 100 | — | ns | | |
| 73A | Тв2в | Last Clock Edge of Byte 1 to the First Cloc | 1.5 Tcy + 40 | | ns | (Note 2) | |
| 74 | TscH2DIL, TscL2DIL | Hold Time of SDIx Data Input to SCKx E | 100 | — | ns | | |
| 75 | TDOR | SDOx Data Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | | PIC18 LF XXXX | — | 45 | ns | VDD = 2.0V |
| 76 | TDOF | SDOx Data Output Fall Time | | — | 25 | ns | |
| 77 | TssH2doZ | SSx ↑ to SDOx Output High-impedance | ! | 10 | 50 | ns | |
| 78 | TscR | SCKx Output Rise Time (Master mode) | PIC18FXXXX | | 25 | ns | |
| | | | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 79 | TscF | SCKx Output Fall Time (Master mode) | | _ | 25 | ns | |
| 80 | | SDOx Data Output Valid after SCKx | PIC18FXXXX | — | 50 | ns | |
| | TscL2doV | Edge | PIC18 LF XXXX | — | 100 | ns | VDD = 2.0V |
| 83 | TSCH2SSH, TSCL2SSH | SSx | | 1.5 Tcy + 40 | — | ns | |

Note 1: Requires the use of Parameter #73A.




FIGURE 28-18: EXAMPLE SPI[™] SLAVE MODE TIMING (CKE = 1)

| TABLE 28-19: | EXAMPLE SPI™ S | SLAVE MODE I | REQUIREMENTS | (CKE = 1) |
|--------------|----------------|--------------|--------------|-----------|
|--------------|----------------|--------------|--------------|-----------|

| Param No. | Symbol | Characteristic | | Min | Max | Units | Conditions |
|--------------|-----------------------|---|--------------|---------------|-----|----------|------------|
| 70 | TssL2scH, TssL2scL | $\overline{\mathrm{SSx}}\downarrow$ to SCKx \downarrow or SCKx \uparrow Input | | Тсү | | ns | |
| 71 | TscH | SCKx Input High Time | Continuous | 1.25 Tcy + 30 | — | ns | |
| 71A | | (Slave mode) | Single Byte | 40 | | ns | (Note 1) |
| 72 | TscL | SCKx Input Low Time | Continuous | 1.25 Tcy + 30 | _ | ns | |
| 72A | | (Slave mode) | Single Byte | 40 | _ | ns | (Note 1) |
| 73A | Тв2в | Last Clock Edge of Byte 1 to the First C | 1.5 Tcy + 40 | | ns | (Note 2) | |
| 74 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCK> | 100 | _ | ns | | |
| 75 | TDOR | SDOx Data Output Rise Time | PIC18FXXXX | | 25 | ns | |
| | | | PIC18LFXXXX | _ | 45 | ns | VDD = 2.0V |
| 76 | TDOF | SDOx Data Output Fall Time | | — | 25 | ns | |
| 77 | TssH2doZ | SSx ↑ to SDOx Output High-Impedan | ce | 10 | 50 | ns | |
| 78 | TscR | SCKx Output Rise Time | PIC18FXXXX | | 25 | ns | |
| | | (Master mode) | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 79 | TscF | SCKx Output Fall Time (Master mode |) | | 25 | ns | |
| 80 | TSCH2DOV, | SDOx Data Output Valid after SCKx | PIC18FXXXX | _ | 50 | ns | |
| | TscL2doV | Edge | PIC18LFXXXX | — | 100 | ns | VDD = 2.0V |
| 82 | TssL2doV | SDOx Data Output Valid after $\overline{\text{SSx}} \downarrow$ | PIC18FXXXX | _ | 50 | ns | |
| | | Edge | PIC18LFXXXX | — | 100 | ns | VDD = 2.0V |
| 83 | TscH2ssH, TscL2ssH | SSx ↑ after SCKx Edge | • | 1.5 Tcy + 40 | | ns | |

Note 1: Requires the use of Parameter #73A.





TABLE 28-20: I²C[™] BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

| Param. No. | Symbol | Characte | Characteristic | | Max | Units | Conditions | |
|---------------|---------|-----------------|----------------|------|-----|-------|------------------------------|--|
| 90 | TSU:STA | Start Condition | 100 kHz mode | 4700 | — | ns | Only relevant for Repeated | |
| | | Setup Time | 400 kHz mode | 600 | — | | Start condition | |
| 91 | THD:STA | Start Condition | 100 kHz mode | 4000 | — | ns | After this period, the first | |
| | | Hold Time | 400 kHz mode | 600 | — | | clock pulse is generated | |
| 92 | TSU:STO | Stop Condition | 100 kHz mode | 4700 | _ | ns | | |
| | | Setup Time | 400 kHz mode | 600 | _ | | | |
| 93 | THD:STO | Stop Condition | 100 kHz mode | 4000 | — | ns | | |
| | | Hold Time | 400 kHz mode | 600 | — | | | |

FIGURE 28-20: I²C[™] BUS DATA TIMING



© 2004 Microchip Technology Inc.

D\$39646B+page 4434U.com


| Param. No. | Symbol | Characteris | tic | Min | Max | Units | Conditions |
|---------------|---------|----------------------------|--------------|-------------|------|--|---|
| 100 | Тнідн | Clock High Time | 100 kHz mode | 4.0 | — | μs | PIC18FXXXX must operate at a minimum of 1.5 MHz |
| | | | 400 kHz mode | 0.6 | — | μs | PIC18FXXXX must operate at a minimum of 10 MHz |
| | | | SSP Module | 1.5 TCY | | | |
| 101 | TLOW | Clock Low Time | 100 kHz mode | 4.7 | — | μs | PIC18FXXXX must operate at a minimum of 1.5 MHz |
| | | 400 kHz mode | 1.3 | — | μs | PIC18FXXXX must operate at a minimum of 10 MHz | |
| | | | SSP Module | 1.5 TCY | _ | | |
| 102 | TR | SDAx and SCLx Rise Time | 100 kHz mode | — | 1000 | ns | |
| | | | 400 kHz mode | 20 + 0.1 CB | 300 | ns | CB is specified to be from 10 to 400 pF |
| 103 | TF | SDAx and SCLx Fall Time | 100 kHz mode | — | 300 | ns | |
| | | | 400 kHz mode | 20 + 0.1 Св | 300 | ns | CB is specified to be from 10 to 400 pF |
| 90 | TSU:STA | Start Condition Setup Time | 100 kHz mode | 4.7 | _ | μs | Only relevant for Repeated |
| | | | 400 kHz mode | 0.6 | _ | μs | Start condition |
| 91 | THD:STA | Start Condition Hold Time | 100 kHz mode | 4.0 | _ | μs | After this period, the first clock |
| | | | 400 kHz mode | 0.6 | | μs | pulse is generated |
| 106 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | | ns | |
| | | | 400 kHz mode | 0 | 0.9 | μs | |
| 107 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | — | ns | (Note 2) |
| | | | 400 kHz mode | 100 | | ns | |
| 92 | TSU:STO | Stop Condition Setup Time | 100 kHz mode | 4.7 | _ | μs | |
| | | | 400 kHz mode | 0.6 | — | μs | |
| 109 | ΤΑΑ | Output Valid from Clock | 100 kHz mode | — | 3500 | ns | (Note 1) |
| | | | 400 kHz mode | — | — | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | — | μs | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | — | μs | before a new transmission can start |
| D102 | Св | Bus Capacitive Loading | | — | 400 | pF | |

TABLE 28-21: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.






| Param. No. | Symbol | Characte | Characteristic | | Max | Units | Conditions |
|---------------|---------|-----------------|---------------------------|------------------|-----|-------|---|
| 90 | TSU:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ns | Only relevant for |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | Repeated Start |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | condition |
| 91 | THD:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ns | After this period, the first clock pulse is |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | generated |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ns | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | |
| 93 | THD:STO | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ns | |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | |] | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | |

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

FIGURE 28-22: MASTER SSP I²C[™] BUS DATA TIMING



| Param. No. | Symbol | Charac | teristic | Min | Max | Units | Conditions |
|---------------|---------|-------------------|---------------------------|------------------|------|-------|------------------------------|
| 100 | Thigh | Clock High Time | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | |
| 101 | TLOW | Clock Low Time | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | |
| 102 | Tr | SDAx and SCLx | 100 kHz mode | _ | 1000 | ns | CB is specified to be from |
| | | Rise Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF |
| | | | 1 MHz mode ⁽¹⁾ | — | 300 | ns | 7 |
| 103 | TF | SDAx and SCLx | 100 kHz mode | — | 300 | ns | CB is specified to be from |
| | | Fall Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF |
| | | | 1 MHz mode ⁽¹⁾ | — | 100 | ns | |
| 90 | TSU:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ms | Only relevant for |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | Repeated Start |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | condition |
| 91 THD: | THD:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ms | After this period, the first |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | | ms | clock pulse is generated |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | |
| 106 | THD:DAT | Data Input | 100 kHz mode | 0 | | ns | |
| | | Hold Time | 400 kHz mode | 0 | 0.9 | ms | |
| | | | 1 MHz mode ⁽¹⁾ | TBD | _ | ns | |
| 107 | TSU:DAT | Data Input | 100 kHz mode | 250 | _ | ns | (Note 2) |
| | | Setup Time | 400 kHz mode | 100 | _ | ns | |
| | | | 1 MHz mode ⁽¹⁾ | TBD | _ | ns | |
| 92 | TSU:STO | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | — | ms | |
| 109 | ΤΑΑ | Output Valid | 100 kHz mode | — | 3500 | ns | |
| | | from Clock | 400 kHz mode | — | 1000 | ns | |
| | | | 1 MHz mode ⁽¹⁾ | — | — | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | — | ms | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | — | ms | before a new transmission |
| | | | 1 MHz mode ⁽¹⁾ | TBD | | ms | can start |
| D102 | Св | Bus Capacitive Lo | bading | — | 400 | pF | |

TABLE 28-23: MASTER SSP I²C[™] BUS DATA REQUIREMENTS

Legend: TBD = To Be Determined

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode,) before the SCLx line is released.

FIGURE 28-23: EUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 28-24: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Param No. | Symbol | Characteristic | | Min | Мах | Units | Conditions |
|--------------|--------|--|---------------------|-----|-----|-------|------------|
| 120 | | SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid | PIC18 F XXXX | _ | 40 | ns | |
| | | | PIC18LFXXXX | _ | 100 | ns | VDD = 2.0V |
| 121 | TCKRF | Clock Out Rise Time and Fall Time | PIC18FXXXX | — | 20 | ns | |
| | | (Master mode) | PIC18LFXXXX | — | 50 | ns | VDD = 2.0V |
| 122 | TDTRF | Data Out Rise Time and Fall Time | PIC18FXXXX | _ | 20 | ns | |
| | | | PIC18LFXXXX | _ | 50 | ns | VDD = 2.0V |

FIGURE 28-24: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 28-25: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Max | Units | Conditions |
|---------------|----------|--|-----|-----|-------|------------|
| 125 | TDTV2CKL | SYNC RCV (MASTER and SLAVE) Data Hold before CKx \downarrow (DTx hold time) | 10 | _ | ns | |
| 126 | TCKL2DTL | Data Hold after CKx \downarrow (DTx hold time) | 15 | | ns | |

© 2004 Microchip Technology Inc.

TABLE 28-26: A/D CONVERTER CHARACTERISTICS: PIC18F6X27/6X22/8X27/8X22 (INDUSTRIAL) PIC18LF6X27/6X22/8X27/8X22 (INDUSTRIAL)

| Param No. | Symbol | Charac | teristic | Min | Тур | Max | Units | Conditions |
|--------------|----------------|--|--------------------|------------|----------|------------------|----------|---|
| A01 | NR | Resolution | | | — | 10 | bit | $\Delta VREF \ge 3.0V$ |
| A03 | EIL | Integral Linearity | Error | _ | _ | <±1 | LSb | $\Delta VREF \ge 3.0V$ |
| A04 | Edl | Differential Linea | arity Error | _ | — | <±1 | LSb | $\Delta VREF \ge 3.0V$ |
| A06 | EOFF | Offset Error | | _ | _ | <±1.5 | LSb | $\Delta VREF \ge 3.0V$ |
| A07 | Egn | Gain Error | | _ | _ | <±1 | LSb | $\Delta VREF \ge 3.0V$ |
| A10 | — | Monotonicity | | Gi | uarantee | d ⁽¹⁾ | _ | $VSS \leq VAIN \leq VREF$ |
| A20 | ΔV REF | Reference Voltage Range (VREFH – VREFL) | | 1.8 3 | _ | | V V | $\begin{array}{l} VDD < 3.0V \\ VDD \geq 3.0V \end{array}$ |
| A21 | Vrefh | Reference Voltage High | | Vss | | Vrefh | V | |
| A22 | Vrefl | Reference Voltag | ge Low | Vss - 0.3V | | Vdd - 3.0V | V | |
| A25 | VAIN | Analog Input Vol | tage | VREFL | | Vrefh | V | |
| A30 | ZAIN | Recommended I Analog Voltage S | | _ | — | 2.5 | kΩ | |
| A40 | IAD | A/D Current | PIC18FXXXX | _ | 180 | | μΑ | Average current during |
| | | from VDD | PIC18LFXXXX | | 90 | | μA | conversion |
| A50 | IREF | VREF Input Curre | ent ⁽²⁾ | | — | 5 150 | μΑ μΑ | During VAIN acquisition. During A/D conversion cycle. |

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or VSS, whichever is selected as the VREFL source.




FIGURE 28-25: A/D CONVERSION TIMING

| Param No. | Symbol | Charact | Characteristic | | Max | Units | Conditions |
|--------------|--------|--|--------------------------|------------|---------------------|----------|--|
| 130 | TAD | A/D Clock Period | PIC18FXXXX | 0.7 | 25.0 ⁽¹⁾ | μs | Tosc based, VREF \geq 3.0V |
| | | | PIC18 LF XXXX | 1.4 | 25.0 ⁽¹⁾ | μs | VDD = 2.0V; TOSC based, VREF full range |
| | | | PIC18FXXXX | TBD | 1 | μs | A/D RC mode |
| | | | PIC18LFXXXX | TBD | 3 | μs | VDD = 2.0V; A/D RC mode |
| 131 | TCNV | Conversion Time (not including acquisiti | on time) (Note 2) | 11 | 12 | Tad | |
| 132 | TACQ | Acquisition Time (Note 3) | | 1.4 TBD | _ | μs μs | -40°C to +85°C 0°C ≤ to ≤ +85°C |
| 135 | Tswc | Switching Time from Convert \rightarrow Sample | | | (Note 4) | | |
| 137 | TDIS | Discharge Time | | 0.2 | — | μs | |

TABLE 28-27: A/D CONVERSION REQUIREMENTS

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES register may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (*Rs*) on the input channels is 50Ω .

4: On the following cycle of the device clock.

PIC18F8722 FAMILY

NOTES:

29.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs and tables are not available at this time.

PIC18F8722 FAMILY

NOTES:

30.0 PACKAGING INFORMATION

30.1 Package Marking Information



| Legend | : XXX Y YY WW NNN | Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code | | | |
|--------|---|---|--|--|--|
| Note: | lote : In the event the full Microchip part number cannot be marked on one line, it wil be carried over to the next line thus limiting the number of available characters for customer specific information. | | | | |


* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 2004 Microchip Technology Inc.

30.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




| | Units | nits INCHES | | MILLIMETERS* | | | |
|--------------------------|-------|-------------|------|--------------|-------|-------|-------|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | 64 | | 64 | | | |
| Pitch | р | | .020 | | | 0.50 | |
| Pins per Side | n1 | | 16 | | | 16 | |
| Overall Height | Α | .039 | .043 | .047 | 1.00 | 1.10 | 1.20 |
| Molded Package Thickness | A2 | .037 | .039 | .041 | 0.95 | 1.00 | 1.05 |
| Standoff | A1 | .002 | .006 | .010 | 0.05 | 0.15 | 0.25 |
| Foot Length | L | .018 | .024 | .030 | 0.45 | 0.60 | 0.75 |
| Footprint (Reference) | (F) | | .039 | | | 1.00 | |
| Foot Angle | φ | 0 | 3.5 | 7 | 0 | 3.5 | 7 |
| Overall Width | E | .463 | .472 | .482 | 11.75 | 12.00 | 12.25 |
| Overall Length | D | .463 | .472 | .482 | 11.75 | 12.00 | 12.25 |
| Molded Package Width | E1 | .390 | .394 | .398 | 9.90 | 10.00 | 10.10 |
| Molded Package Length | D1 | .390 | .394 | .398 | 9.90 | 10.00 | 10.10 |
| Lead Thickness | с | .005 | .007 | .009 | 0.13 | 0.18 | 0.23 |
| Lead Width | В | .007 | .009 | .011 | 0.17 | 0.22 | 0.27 |
| Pin 1 Corner Chamfer | CH | .025 | .035 | .045 | 0.64 | 0.89 | 1.14 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |

*Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026 Drawing No. C04-085 80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



| 011105 | Units INCHES | | | MILLIMETERS* | | |
|------------------|---|---|---|--|--|---|
| Dimension Limits | | NOM | MAX | MIN | NOM | MAX |
| n | 80 | | 80 | | | |
| р | | .020 | | | 0.50 | |
| n1 | | 20 | | | 20 | |
| A | .039 | .043 | .047 | 1.00 | 1.10 | 1.20 |
| A2 | .037 | .039 | .041 | 0.95 | 1.00 | 1.05 |
| A1 | .002 | .004 | .006 | 0.05 | 0.10 | 0.15 |
| L | .018 | .024 | .030 | 0.45 | 0.60 | 0.75 |
| (F) | | .039 | | | 1.00 | |
| ¢ | 0 | 3.5 | 7 | 0 | 3.5 | 7 |
| E | .541 | .551 | .561 | 13.75 | 14.00 | 14.25 |
| D | .541 | .551 | .561 | 13.75 | 14.00 | 14.25 |
| E1 | .463 | .472 | .482 | 11.75 | 12.00 | 12.25 |
| D1 | .463 | .472 | .482 | 11.75 | 12.00 | 12.25 |
| с | .004 | .006 | .008 | 0.09 | 0.15 | 0.20 |
| В | .007 | .009 | .011 | 0.17 | 0.22 | 0.27 |
| СН | .025 | .035 | .045 | 0.64 | 0.89 | 1.14 |
| α | 5 | 10 | 15 | 5 | 10 | 15 |
| β | 5 | 10 | 15 | 5 | 10 | 15 |
| | n p n1 A A2 A1 L (F) φ E1 D1 c B CH α | n p n1 A A2 A1 A1 C (F) Φ C 541 C Φ 0 E .541 D .541 C .004 B .007 CH .025 | n 80 P .020 n1 20 A .039 .043 A2 .037 .039 A1 .002 .004 L .018 .024 (F) .039 .043 Φ 00 .039 Φ 0 3.5 E .541 .551 D1 .463 .472 D1 .463 .472 C .004 .006 B .007 .009 CH .025 .035 α 5 10 | n 80 P .020 n1 20 A .039 .043 A2 .037 .039 .041 A1 .002 .004 .006 L .018 .024 .030 (F) .039 .041 .006 L .018 .024 .030 (F) .039 .041 .006 D .541 .551 .561 D .541 .551 .561 E1 .463 .472 .482 D1 .463 .472 .482 C .004 .006 .008 B .007 .009 .011 CH .025 .035 .045 α 5 10 15 | n 80 P .020 n1 20 A .039 .043 .047 A2 .037 .039 .041 0.95 A1 .002 .004 .006 0.05 L .018 .024 .030 0.45 (F) .039 Φ 0 3.5 7 0 E .541 .551 .561 13.75 D .541 .551 .561 13.75 D1 .463 .472 .482 11.75 D1 .463 .472 .482 11.75 C .004 .006 .008 0.09 B .007 .009 .011 0.17 CH .025 .035 .045 0.64 | n 80 80 P .020 0.50 n1 20 20 A .039 .043 .047 1.00 1.10 A2 .037 .039 .041 0.95 1.00 A1 .002 .004 .006 0.05 0.10 L .018 .024 .030 0.45 0.60 (F) .039 1.00 3.5 E .541 .551 .561 13.75 14.00 D .541 .551 .561 13.75 14.00 E1 .463 .472 .482 11.75 12.00 D1 .463 .472 .482 11.75 12.00 C .004 .006 .008 0.09 0.15 B .007 .009 .011 0.17 0.22 CH .025 .035 .045 0.64 0.89 α |

*Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026 Drawing No. C04-092

PIC18F8722 FAMILY

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (September 2004)

Original data sheet for the PIC18F8722 family of devices.

Revision B (December 2004)

This revision includes updates to the Electrical Specifications in **Section 28.0** "Electrical Characteristics", minor corrections to the data sheet text and information to support the following devices has been added:

- PIC18F6527 PIC18LF6527
- PIC18F6622 PIC18LF6622
- PIC18F8527 PIC18LF8527
- PIC18F8622 PIC18LF8622

| TABLE B-1. DEVICE DIFFERENCES (FICTOF0527/0022/0027/0122) | | | | | | | |
|---|------------------------------|---|-------------------|------------------------------|--|--|--|
| Features | PIC18F6527 | PIC18F6622 | PIC18F6627 | PIC18F6722 | | | |
| Program Memory (Bytes) | 48K | 64K | 96K | 128K | | | |
| Program Memory (Instructions) | 24576 | 32768 49152 | | 65536 | | | |
| Interrupt Sources | 28 | 28 28 | | 28 | | | |
| I/O Ports | Ports A, B, C, D, E, F, G | D, E, Ports A, B, C, D, E, Ports A, B, C, D, E, F, G F, G | | Ports A, B, C, D, E, F, G | | | |
| Capture/Compare/PWM Modules | 2 | 2 | 2 | 2 | | | |
| Enhanced Capture/Compare/PWM Modules | 3 | 3 | 3 | 3 | | | |
| Parallel Communications (PSP) | Yes | Yes | Yes | Yes | | | |
| External Memory Bus | No | No | No | No | | | |
| 10-bit Analog-to-Digital Module | 12 input channels | 12 input channels | 12 input channels | 12 input channels | | | |
| Packages | 64-pin TQFP | 64-pin TQFP | 64-pin TQFP | 64-pin TQFP | | | |

TABLE B-1: DEVICE DIFFERENCES (PIC18F6527/6622/6627/6722)

TABLE B-2: DEVICE DIFFERENCES (PIC18F8527/8622/8627/8722)

| Features | PIC18F8527 | PIC18F8622 | PIC18F8627 | PIC18F8722 | |
|---|------------------------------------|------------------------------------|------------------------------------|------------------------------------|--|
| Program Memory (Bytes) | 48K | 64K | 96K | 128K | |
| Program Memory (Instructions) | 24576 | 32768 | 49152 | 65536 | |
| Interrupt Sources | 29 | 29 | 29 | 29 | |
| I/O Ports | Ports A, B, C, D, E, F, G, H, J | Ports A, B, C, D, E, F, G, H, J | Ports A, B, C, D, E, F, G, H, J | Ports A, B, C, D, E, F, G, H, J | |
| Capture/Compare/PWM Modules | 2 | 2 | 2 | 2 | |
| Enhanced Capture/Compare/PWM Modules | 3 | 3 | 3 | 3 | |
| Parallel Communications (PSP) | Yes | Yes | Yes | Yes | |
| External Memory Bus | Yes | Yes | Yes | Yes | |
| 10-bit Analog-to-Digital Module | 16 input channels | 16 input channels | 16 input channels | 16 input channels | |
| Packages | 80-pin TQFP | 80-pin TQFP | 80-pin TQFP | 80-pin TQFP | |

© 2004 Microchip Technology Inc.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442*". The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available on our web site, www.microchip.com, as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration*".

This Application Note is available on our web site, www.microchip.com, as Literature Number DS00726.

PIC18F8722 FAMILY

NOTES:

INDEX

| Α |
|--|
| A/D |
| A/D Converter Interrupt, Configuring |
| Acquisition Requirements276 |
| ADCON0 Register271 |
| ADCON1 Register271 |
| ADCON2 Register271 |
| ADRESH Register |
| ADRESL Register271 |
| Analog Port Pins158 |
| Analog Port Pins, Configuring278 |
| Associated Registers |
| Configuring the Module275 |
| Conversion Clock (TAD) |
| Conversion Status (GO/DONE Bit)274 |
| Conversions279 |
| Converter Characteristics418 |
| Discharge279 |
| Operation in Power-Managed Modes278 |
| Selecting and Configuring |
| Acquisition Time277 |
| Special Event Trigger (ECCP) 192 |
| Special Event Trigger (ECCP2) |
| Use of the ECCP2 Trigger |
| Absolute Maximum Ratings |
| AC (Timing) Characteristics |
| Load Conditions for Device |
| Timing Specifications |
| Parameter Symbology |
| Temperature and Voltage Specifications |
| Timing Conditions |
| Access Bank |
| Mapping in Indexed Literal Offset Mode85 |
| ACKSTAT236 |
| ACKSTAT Status Flag236 |
| ADCON0 Register |
| GO/DONE Bit |
| ADCON1 Register |
| ADCON2 Register |
| ADDFSR |
| ADDLW |
| ADDULNK |
| ADDWF |
| ADDWFC |
| ADRESH Register |
| ADRESL Register |
| Analog-to-Digital Converter. See A/D. |
| ANDLW |
| ANDWF |
| Assembler |
| MPASM Assembler |
| Auto-Wake-up on Sync Break Character |
| В |
| - |
| Bank Select Register (BSR) |
| Baud Rate Generator |
| BC |
| BCF |
| BF |
| BF Status Flag236 |

| Block Diagrams | |
|---|-----|
| 16-Bit Byte Select Mode | 103 |
| 16-Bit Byte Write Mode | |
| 16-Bit Word Write Mode | 102 |
| A/D | 274 |
| Analog Input Model | 275 |
| Baud Rate Generator | 232 |
| Capture Mode Operation | |
| Comparator Analog Input Model | |
| Comparator I/O Operating Modes | 282 |
| Comparator Output | |
| Comparator Voltage Reference | 288 |
| Comparator Voltage Reference | |
| Output Buffer Example | |
| Compare Mode Operation | |
| Device Clock | |
| Enhanced PWM | |
| EUSART Receive | |
| EUSART Transmit | 258 |
| External Power-on Reset Circuit | |
| (Slow VDD Power-up) | |
| Fail-Safe Clock Monitor (FSCM) | |
| Generic I/O Port Operation | 135 |
| High/Low-Voltage Detect with | ~~~ |
| External Input | |
| HSPLL | |
| Interrupt Logic | |
| INTOSC and PLL MSSP (I ² C Master Mode) | |
| MSSP (I ⁻ C Master Mode) | |
| | |
| MSSP (SPI Mode) On-Chip Reset Circuit | |
| PIC18F6527/6622/6627/6722 | |
| PIC18F8527/8622/8627/8722 | |
| PORTD and PORTE (Parallel Slave Port) | |
| PWM Operation (Simplified) | |
| Reads from Flash Program Memory | |
| Single Comparator | |
| Table Read Operation | |
| Table Write Operation | |
| Table Writes to Flash Program Memory | |
| Timer0 in 16-Bit Mode | |
| Timer0 in 8-Bit Mode | |
| Timer1 | |
| Timer1 (16-Bit Read/Write Mode) | |
| Timer2 | |
| Timer3 | |
| Timer3 (16-Bit Read/Write Mode) | 174 |
| Timer4 | |
| Watchdog Timer | |
| BN | 330 |
| BNC | 331 |
| BNN | 331 |
| BNOV | 332 |
| BNZ | 332 |
| BOR. See Brown-out Reset. | |
| BOV | |
| BRA | |
| Break Character (12-Bit) Transmit and Receive | 263 |
| BRG. See Baud Rate Generator. | |

| Brown-out Reset (BOR) | |
|-------------------------|--|
| Detecting | |
| Disabling in Sleep Mode | |
| Software Enabled | |
| BSF | |
| BTFSC | |
| BTFSS | |
| BTG | |
| BZ | |

С

| Reading a Flash Program Memory Word |
|---|
| Saving STATUS, WREG and |
| BSR Registers in RAM 134 |
| Writing to Flash Program Memory |
| Code Protection |
| COMF |
| Comparator |
| Analog Input Connection Considerations |
| Associated Registers |
| Configuration |
| Effects of a Reset |
| Interrupts |
| Operation |
| Operation During Sleep |
| Outputs |
| Reference |
| External Signal |
| Internal Signal |
| Response Time |
| Comparator Specifications |
| Comparator Voltage Reference |
| Accuracy and Error |
| Associated Registers |
| Configuring |
| Connection Considerations |
| Effects of a Reset |
| Operation During Sleep |
| Comparator Voltage |
| Reference Specifications |
| |
| Compare (CCP Module) |
| Associated Registers |
| CCPRx Registers |
| Pin Configuration |
| Software Interrupt |
| Special Event Trigger |
| Timer1/Timer3 Mode Selection |
| Compare (CCP Modules) |
| Special Event Trigger |
| Compare (ECCP Module) 192 |
| Special Event Trigger 192 |
| Compare (ECCP2 Module) |
| Special Event Trigger 280 |
| Computed GOTO 68 |
| Configuration Bits |
| Configuration Register Protection |
| Context Saving During Interrupts 134 |
| Conversion Considerations 428 |
| CPFSEQ |
| CPFSGT |
| CPFSLT |
| Crystal Oscillator/Ceramic Resonator 31 |
| - |

D

| Data Addressing Modes | 81 |
|--------------------------------------|-----|
| Comparing Addressing Modes with | |
| the Extended Instruction Set Enabled | 84 |
| Direct | 81 |
| Indexed Literal Offset | 83 |
| Instructions Affected | 83 |
| Indirect | 81 |
| Inherent and Literal | 81 |
| Data EEPROM | |
| Code Protection | 320 |

| Data EEPROM Memory111 |
|---------------------------------------|
| Associated Registers115 |
| EEADR and EEADRH Registers |
| EECON1 and EECON2 Registers111 |
| Operation During Code-Protect |
| Protection Against Spurious Write114 |
| Reading 113 |
| Using |
| Write Verify113 |
| Writing113 |
| Data Memory72 |
| Access Bank74 |
| and the Extended Instruction Set |
| Bank Select Register (BSR)72 |
| General Purpose Registers74 |
| Map for PIC18F8722 Family73 |
| Special Function Registers75 |
| DAW |
| DC and AC Characteristics |
| Graphs and Tables421 |
| DC Characteristics |
| Power-Down and Supply Current |
| Supply Voltage |
| DCFSNZ |
| DECF |
| DECFSZ |
| Demonstration Boards |
| PICDEM 1 |
| PICDEM 17 |
| PICDEM 18R |
| PICDEM 2 Plus |
| PICDEM 3 |
| PICDEM 4 |
| PICDEM LIN |
| PICDEM USB |
| PICDEM.net Internet/Ethernet |
| Development Support |
| Device Differences |
| Device Overview7 |
| Details on Individual Family Members9 |
| Features (table) |
| New Core Features7 |
| Device Reset Timers53 |
| Oscillator Start-up Timer (OST)53 |
| PLL Lock Time-out53 |
| Power-up Timer (PWRT)53 |
| Time-out Sequence |
| Direct Addressing |
| · |
| E |
| ECCP |

| ECCP | |
|--|-----|
| Capture and Compare Modes | |
| Standard PWM Mode | |
| Effect on Standard PIC Instructions | |
| Effects of Power-Managed Modes on | |
| Various Clock Sources | |
| Electrical Characteristics | |
| Enhanced Capture/Compare/PWM (ECCP) | |
| and Program Memory Modes | |
| Capture Mode. See Capture (ECCP Module). | |
| Outputs and Configuration | |
| Pin Configurations for ECCP1 | |
| Pin Configurations for ECCP2 | 190 |
| Pin Configurations for ECCP3 | 191 |
| PWM Mode. See PWM (ECCP Module). | |
| Timer Resources | |
| | |

| Enhanced PWM Mode. See PWM (ECCP Module) 1 | 92 |
|---|-----|
| Enhanced Universal Synchronous Asynchronous | |
| Receiver Transmitter (EUSART). See EUSART. | |
| Equations | |
| A/D Acquisition Time2 | 276 |
| A/D Minimum Charging Time | 276 |
| A/D, Calculating the Minimum | |
| Required Acquisition Time | 276 |
| Errata | 5 |
| EUSART | |
| Asynchronous Mode 2 | |
| 12-Bit Break Transmit and Receive 2 | |
| Associated Registers, Receive | |
| Associated Registers, Transmit | |
| Auto-Wake-up on Sync Break | 262 |
| Receiver2 | 260 |
| Setting up 9-Bit Mode with | |
| Address Detect2 | 260 |
| Transmitter2 | 257 |
| Baud Rate Generator | |
| Operation in Power-Managed | |
| Modes 2 | |
| Baud Rate Generator (BRG)2 | |
| Associated Registers2 | |
| Auto-Baud Rate Detect2 | |
| Baud Rate Error, Calculating 2 | |
| Baud Rates, Asynchronous Modes | |
| High Baud Rate Select (BRGH Bit) | |
| Sampling2 | |
| Synchronous Master Mode | |
| Associated Registers, Receive | |
| Associated Registers, Transmit | |
| Reception | |
| Transmission | |
| Synchronous Slave Mode | |
| Associated Registers, Receive | |
| Associated Registers, Transmit | |
| Reception | |
| Transmission | |
| Evaluation and Programming Tools | 5/5 |
| Extended Instruction Set | 061 |
| ADDFSR | |
| CALLW | |
| MOVSF | |
| MOVSP | |
| PUSHL | |
| SUBFSR | |
| SUBULNK | |
| Extended Microcontroller Mode | |
| External Clock Input | |
| External Memory Bus | |
| 16-Bit Byte Select Mode 1 | |
| 16-Bit Byte Write Mode | |
| 16-Bit Data Width Modes | |
| 16-Bit Mode Timing | |
| 16-Bit Word Write Mode | |
| 8-Bit Data Width Modes | |
| 8-Bit Mode Timing1 | |
| I/O Port Functions | |
| Operation in Power-Managed | |
| Modes 1 | 109 |
| | - |

F

| Fail-Safe Clock Monitor | 297, 315 |
|------------------------------------|----------|
| Exiting Operation | |
| Interrupts in Power-Managed Modes | |
| POR or Wake from Sleep | |
| WDT During Oscillator Failure | |
| Fast Register Stack | |
| Firmware Instructions | |
| Flash Program Memory | |
| Associated Registers | 95 |
| Control Registers | 88 |
| EECON1 and EECON2 | 88 |
| TABLAT (Table Latch) Register | 90 |
| TBLPTR (Table Pointer) Register | 90 |
| Erase Sequence | 92 |
| Erasing | 92 |
| Operation During Code-Protect | 95 |
| Reading | 91 |
| Table Pointer | |
| Boundaries Based on Operation | 90 |
| Table Pointer Boundaries | 90 |
| Table Reads and Table Writes | |
| Write Sequence | 93 |
| Writing To | 93 |
| Protection Against Spurious Writes | 95 |
| Unexpected Termination | 95 |
| Write Verify | 95 |
| FSCM. See Fail-Safe Clock Monitor. | |

G

| General Call Address Support | 9 |
|------------------------------|---|
| GOTO | 2 |

Η

| Hardware Multiplier | 117 |
|------------------------------------|-----|
| Introduction | 117 |
| Operation | 117 |
| Performance Comparison | |
| High/Low-Voltage Detect | |
| Applications | |
| Associated Registers | |
| Characteristics | |
| Current Consumption | |
| Effects of a Reset | |
| Operation | |
| During Sleep | |
| Setup | |
| Start-up Time | |
| Typical Application | |
| HLVD. See High/Low-Voltage Detect. | |

I.

| 1 | | |
|---|--|--|
| | | |
| | | |
| | | |
| | | |

| I/O Ports | 135 |
|-----------------------------------|-----|
| I ² C Mode (MSSP) | |
| Acknowledge Sequence Timing | 239 |
| Associated Registers | 245 |
| Baud Rate Generator | 232 |
| Bus Collision | |
| During a Repeated Start Condition | 243 |
| During a Stop Condition | 244 |
| Clock Arbitration | 233 |

| | Clock Stretching | |
|--|---|--|
| | 10-Bit Slave Receive Mode (SEN = 1) | |
| | 10-Bit Slave Transmit Mode | |
| | 7-Bit Slave Receive Mode (SEN = 1) | |
| | 7-Bit Slave Transmit Mode | |
| | Clock Synchronization and the CKP bit | |
| | Effects of a Reset | |
| | General Call Address Support | 229 |
| | I ² C Clock Rate w/BRG | |
| | Master Mode | |
| | Operation | |
| | Reception | |
| | Repeated Start Condition Timing | |
| | Start Condition Timing | |
| | Transmission | |
| | Multi-Master Communication, Bus Collision | |
| | and Arbitration | |
| | Multi-Master Mode | |
| | Operation | |
| | Read/Write Bit Information (R/W Bit) | |
| | Registers | |
| | Serial Clock (RC3/SCKx/SCLx) | |
| | Slave Mode | |
| | Addressing | |
| | Reception | |
| | Transmission | 220 |
| | Sleep Operation | |
| | Stop Condition Timing | |
| ID L | ocations | 297, 320 |
| INC | F | 342 |
| INICI | | |
| INC | FSZ | 343 |
| In-C | ircuit Debugger | 320 |
| In-C | | 320 |
| In-C In-C | ircuit Debugger | 320 |
| In-C In-C Inde | ircuit Debugger ircuit Serial Programming (ICSP) xed Literal Offset Addressing and Standard PIC18 Instructions | 320 297, 320 368 |
| In-C In-C Inde | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode | 320 297, 320 368 368 |
| In-C In-C Inde | ircuit Debugger ircuit Serial Programming (ICSP) xed Literal Offset Addressing and Standard PIC18 Instructions | 320 297, 320 368 368 |
| In-C In-C Inde Inde Indir INFS | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode rect Addressing SNZ | 320 297, 320 368 368 82 343 |
| In-C In-C Inde Inde Indir INFS | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode rect Addressing | 320 297, 320 368 368 82 343 |
| In-C In-C Inde Inde Indir INFS Initia | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode rect Addressing SNZ | |
| In-C In-C Inde Inde Indir INFS Initia | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode rect Addressing SNZ alization Conditions for all Registers | 320 297, 320 368 368 368 343 343 57–61 69 |
| In-C In-C Inde Inde Indir INFS Initia Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode rect Addressing SNZ alization Conditions for all Registers ruction Cycle | 320 297, 320 368 368 82 343 57–61 69 69 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exet Addressing SNZ alization Conditions for all Registers cuction Cycle Clocking Scheme | |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exet Addressing SNZ alization Conditions for all Registers ruction Cycle Clocking Scheme ruction Flow/Pipelining | 320 297, 320 368 368 82 343 57–61 69 69 69 69 69 321 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exet Addressing SNZ alization Conditions for all Registers cuction Cycle Clocking Scheme ruction Flow/Pipelining ruction Set ADDLW ADDWF | 320 297, 320 368 368 82 343 57–61 69 69 69 321 327 327 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exet Addressing SNZ alization Conditions for all Registers cuction Cycle Clocking Scheme ruction Flow/Pipelining ruction Set ADDLW ADDWF | 320 297, 320 368 368 82 343 57–61 69 69 69 321 327 327 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exet Addressing SNZ alization Conditions for all Registers clocking Scheme clocking Scheme cuction Flow/Pipelining cuction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) | |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exet Addressing SNZ alization Conditions for all Registers cuction Cycle Clocking Scheme ruction Flow/Pipelining ruction Set ADDLW ADDWF | |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exed Literal Offset Mode function Conditions for all Registers alization Conditions for all Registers clocking Scheme clocking Scheme cuction Flow/Pipelining function Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) | 320 297, 320 368 368 343 57–61 69 69 321 327 327 327 327 328 328 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exet Addressing SNZ alization Conditions for all Registers clocking Scheme clocking Scheme clocking Scheme cuction Flow/Pipelining ution Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF C ANDWF | 320 297, 320 368 368 343 57–61 69 69 321 327 327 327 327 369 328 328 328 329 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exed Literal Offset Mode function Conditions for all Registers alization Conditions for all Registers clocking Scheme function Flow/Pipelining function Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW | 320 297, 320 368 368 343 57–61 69 69 321 327 327 327 369 328 328 328 329 329 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exed Literal Offset Mode SNZ alization Conditions for all Registers clocking Scheme clocking Scheme cuction Flow/Pipelining uttion Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF C ANDWF BC | 320 297, 320 368 368 343 57–61 69 69 321 327 327 327 327 327 329 328 328 328 329 329 330 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exect Addressing SNZ alization Conditions for all Registers clocking Scheme clocking Scheme clocking Scheme cuction Flow/Pipelining ution Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF C ANDWF BC BCF | 320 297, 320 368 368 343 57–61 69 69 69 321 327 327 327 327 327 329 328 328 328 329 329 330 330 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exect Addressing SNZ alization Conditions for all Registers clocking Scheme clocking Scheme cuction Flow/Pipelining ruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF C ANDWF BC BCF BN | 320 297, 320 368 368 32 343 57–61 69 69 321 327 327 327 327 327 329 328 328 328 329 329 330 330 331 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode sNZ alization Conditions for all Registers clocking Scheme clocking Scheme cuction Flow/Pipelining ruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF C ANDWF BC BCF BN BNC | 320 297, 320 368 368 32 343 57–61 69 69 321 327 327 327 327 327 329 328 328 328 329 329 330 330 331 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exect Addressing SNZ alization Conditions for all Registers clocking Scheme clocking Scheme clocking Scheme cuction Flow/Pipelining aDDLW ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF C ANDWF BC BCF BN BNC BNN BNOV | 320 297, 320 368 368 343 343 57-61 69 69 321 327 327 327 327 327 329 328 328 328 329 329 330 330 331 331 331 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exed Literal Offset Mode SNZ alization Conditions for all Registers clocking Scheme clocking Scheme cuction Flow/Pipelining ruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF C ANDWF BC BCF BNN BNN BNOV BNZ | 320 297, 320 368 368 32 343 57–61 69 69 321 327 327 327 327 327 329 328 328 328 329 329 330 330 331 331 331 332 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exed Literal Offset Mode SNZ alization Conditions for all Registers clocking Scheme clocking Scheme cuction Flow/Pipelining ution Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWF C ANDLW ANDWF BC BCF BNN BNN BNOV BNZ BOV | 320 297, 320 368 368 32 343 57–61 69 69 321 327 327 327 327 327 329 328 328 328 329 329 330 330 331 331 331 332 332 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exed Literal Offset Mode SNZ alization Conditions for all Registers clocking Scheme clocking Scheme cuction Flow/Pipelining ruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWF C ANDLW ANDWF BC BCF BNN BNN BNN BNOV BNZ BOV BRA | 320 297, 320 368 368 82 343 57–61 69 69 321 327 327 327 327 327 329 329 329 329 329 329 330 330 331 331 331 332 332 335 333 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exed Literal Offset Mode SNZ alization Conditions for all Registers uction Cycle Clocking Scheme uction Flow/Pipelining uction Flow/Pipelining uction Set ADDLW ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWF C ANDLW BC BC BNN BNN BNN BNN BNOV BNN BNZ BNZ BNS BNZ BSF | 320 297, 320 368 368 343 57–61 69 69 69 321 327 327 327 327 329 328 328 328 329 329 329 329 329 329 330 331 331 331 332 332 332 333 |
| In-C In-C Inde Inde Inde Inte Intra Instr | ircuit Debugger ircuit Serial Programming (ICSP) exed Literal Offset Addressing and Standard PIC18 Instructions exed Literal Offset Mode exed Literal Offset Mode exed Literal Offset Mode SNZ alization Conditions for all Registers clocking Scheme clocking Scheme cuction Flow/Pipelining ruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWF C ANDLW ANDWF BC BCF BNN BNN BNN BNOV BNZ BOV BRA | 320 297, 320 368 368 343 57–61 69 69 321 327 327 327 327 327 329 328 328 328 329 329 329 329 329 330 331 331 331 331 332 332 332 333 333 |

| BTFSS | 334 |
|---|-----|
| BTG | 335 |
| BZ | 336 |
| CALL | |
| CLRF | 337 |
| CLRWDT | 337 |
| COMF | |
| CPFSEQ | |
| CPFSGT | |
| CPFSLT | |
| DAW | |
| DCFSNZ | - |
| DECF | |
| DECFSZ | |
| Extended Instructions | |
| Considerations when Enabling | |
| Syntax | 363 |
| Use with MPLAB IDE Tools | |
| General Format | |
| GOTO | - |
| | - |
| INCFSZ | |
| INFSNZ | |
| IORLW | - |
| IORWF | - |
| LFSR | |
| MOVF | |
| MOVFF | |
| MOVLB | |
| MOVLW | - |
| MOVWF | - |
| MULLW | |
| MULWF | |
| NEGF | |
| NOP | |
| POP | |
| PUSH | |
| RCALL RESET | |
| RESET | |
| RETLW | |
| RETURN | |
| RLCF | |
| RLNCF | |
| RRCF | |
| RRNCF | |
| SETF | |
| SETF (Indexed Literal Offset Mode) | |
| SLEEP | |
| Standard Instructions | |
| SUBFWB | |
| SUBLW | |
| SUBWF | |
| SUBWFB | |
| SWAPF | |
| TBLRD | |
| TBLWT | |
| TSTFSZ | |
| XORLW | |
| XORWF | |
| INTCON Register | |
| RBIF Bit | 137 |
| INTCON Registers | |
| Inter-Integrated Circuit. See I ² C. | |

| Internal Oscillator Block | 34 |
|---|----------|
| Adjustment | 34 |
| INTIO Modes | 34 |
| INTOSC Frequency Drift | 35 |
| INTOSC Output Frequency | 34 |
| OSCTUNE Register | |
| PLL in INTOSC Modes | |
| Internal RC Oscillator | |
| Use with WDT | 312 |
| Interrupt Sources | 297 |
| A/D Conversion Complete | 275 |
| Capture Complete (CCP) | |
| Compare Complete (CCP) | |
| Interrupt-on-Change (RB7:RB4) | |
| INTn Pin | |
| PORTB, Interrupt-on-Change | 134 |
| TMR0 | |
| TMR0 Overflow | 163 |
| TMR1 Overflow | 165 |
| TMR2 to PR2 Match (PWM) | 184, 192 |
| TMR3 Overflow | |
| TMR4 to PR4 Match | 178 |
| TMR4 to PR4 Match (PWM) | 177 |
| Interrupts | 119 |
| Interrupts, Flag Bits | |
| Interrupt-on-Change (RB7:RB4) | |
| Flag (RBIF Bit) | 137 |
| INTOSC, INTRC. See Internal Oscillator Block. | |
| IORLW | 344 |
| IORWF | 344 |
| IPR Registers | 130 |

Κ

| Key Features | |
|---------------------------|-----|
| Easy Migration | . 8 |
| Expanded Memory | . 7 |
| External Memory Interface | . 8 |
| | |

L LF

| LFSR | 345 |
|-------------------------------------|-----|
| Low-Voltage ICSP Programming. | |
| See Single-Supply ICSP Programming. | |

Μ

| Master Clear (MCLR) |
|---|
| Memory |
| Mode Memory Access 64 |
| Memory Maps for PIC18F8722 Family |
| Program Memory Modes 65 |
| Memory Organization |
| Data Memory72 |
| Program Memory63 |
| Modes |
| Memory Programming Requirements |
| Microcontroller Mode 100 |
| Microprocessor Mode 100 |
| Microprocessor with Boot Block Mode 100 |
| Migration from Baseline to |
| Enhanced Devices 428 |
| Migration from High-End to |
| Enhanced Devices 429 |
| Migration from Mid-Range to |
| Enhanced Devices 429 |

| MOVF | 245 |
|--|---------|
| - | |
| MOVFF | |
| MOVLB | |
| MOVLW | |
| MOVSF | |
| MOVSS | |
| MOVWF | |
| MPLAB ASM30 Assembler, Linker, Librarian | 372 |
| MPLAB ICD 2 In-Circuit Debugger | |
| MPLAB ICE 2000 High-Performance | |
| Universal In-Circuit Emulator | 272 |
| | |
| MPLAB ICE 4000 High-Performance | |
| Universal In-Circuit Emulator | |
| MPLAB Integrated Development | |
| Environment Software | 371 |
| MPLAB PM3 Device Programmer | |
| MPLINK Object Linker/MPLIB Object Librarian | |
| MSSP | |
| ACK Pulse | 219 220 |
| Control Registers (general) | 205 |
| I^2C Mode. See I^2C Mode. | 205 |
| | 0.05 |
| Module Overview | |
| SPI Master/Slave Connection | |
| TMR4 Output for Clock Shift | 178 |
| MULLW | 348 |
| MULWF | |
| | |
| N | |
| Ν | |
| N NEGF | |
| | |
| NEGF NOP | |
| NEGF | |
| NEGF | 349 |
| NEGF NOP O Opcode Field Descriptions | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL | |
| NEGF NOP O O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block | |
| NEGF NOP O O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 | |
| NEGF NOP O O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block | |
| NEGF NOP O O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RC RCIO XT | |
| NEGF NOP Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Switching | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Switching Oscillator Transitions | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Switching Oscillator Transitions Oscillator, Timer1 | |
| NEGF NOP O Opcode Field Descriptions Oscillator Configuration EC ECIO HS HSPLL Internal Oscillator Block INTIO1 INTIO2 LP RC RCIO XT Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Switching Oscillator Transitions | |

Ρ

| Packaging | |
|--------------------------------------|--|
| Details | |
| Marking | |
| Parallel Slave Port (PSP) | |
| Associated Registers | |
| RE0/RD Pin | |
| RE1/WR Pin | |
| RE2/CS Pin | |
| Select (PSPMODE Bit) | |
| PICkit 1 Flash Starter Kit | |
| PICSTART Plus Development Programmer | |
| PIE Registers | |

| Pin Functions | |
|---|----------|
| AVDD | 30 |
| AVDD | 20 |
| AVss | 30 |
| AVss | 20 |
| OSC1/CLKI/RA7 | 13, 21 |
| OSC2/CLKO/RA6 | |
| RA0/AN0 | , |
| RA1/AN1 | |
| RA2/AN2/VREF | |
| RA3/AN3/VREF+ | , |
| RA4/T0CKI | , |
| RA5/AN4/HLVDIN | |
| RB0/INT0/FLT0 | |
| RB1/INT1 | - / - |
| RB2/INT2 | - |
| RB3/INT3 | |
| RB3/INT3/ECCP2/P2A | |
| RB4/KBI0 | |
| RB5/KBI1/PGM | , |
| RB6/KBI2/PGC | , |
| RB7/KBI3/PGD | |
| RC0/T10S0/T13CKI | |
| RC1/T1OSI/ECCP2/P2A | |
| RC2/ECCP1/P1A | |
| RC3/SCK1/SCL1 | |
| RC4/SDI1/SDA1 | |
| RC5/SDO1 | - |
| RC6/TX1/CK1 | , |
| RC7/RX1/DT1 | , |
| RD0/AD0/PSP0 | |
| RD0/PSP0 | |
| RD1/AD1/PSP1 | |
| RD1/PSP1 | |
| RD2/AD2/PSP2 | |
| RD2/PSP2 | |
| RD3/AD3/PSP3 | |
| RD3/PSP3 | |
| RD4/AD4/PSP4/SDO2 | |
| RD4/PSP4/SDO2 | |
| RD5/AD5/PSP5/SDI2/SDA2 RD5/PSP5/SDI2/SDA2 | |
| | |
| RD6/AD6/PSP6/SCK2/SCL2 | |
| RD6/PSP6/SCK2/SCL2 | |
| RD7/AD7/PSP7/SS2 | - |
| RD7/PSP7/ <u>SS2</u> RE0/AD8/RD/P2D | |
| RE0/RD/P2D RE0/RD/P2D | |
| RE0/RD/P <u>2D</u> RE1/AD9/WR/P2C | |
| RE1/WR/P2C | 20 |
| RE1/WR/P2C RE2/AD10/CS/P2B | |
| RE2/AD10/CS/P2B RE2/CS/P2D | |
| RE2/CS/P2D RE3/AD11/P3C | |
| RE3/P3C | |
| RE4/AD12/P3B | - |
| RE4/P3B | |
| RE4/P3D RE5/AD13/P1C | |
| RE5/P1C | ·)~ |
| | |
| RE6/AD14/P1B | 18 |
| RE6/AD14/P1B RE6/P1B | 18 26 |
| RE6/P1B | |
| RE6/P1B RE7/AD15/ECCP2/P2A | |
| RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A | |
| RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF0/AN5 | |
| RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A | |

| DE2 | /AN8 | 77 |
|-----------|--------------------------|----|
| | | |
| | /AN9 | |
| | /AN10/CVREF | |
| | / <u>AN1</u> 119, 2 | |
| RF7 | /SS1 | 27 |
| RG0 |)/ECCP3/P3A | 28 |
| RG1 | /TX2/CK2 | 28 |
| | 2/RX2/DT2 | |
| | 3/CCP4/P3D | |
| | | |
| | I/CCP5/P1D20, 2 | |
| | 5 <u></u> | |
| RG5 | 5/MCLR/Vpp13, 2 | 21 |
| RH0 |)/A16 | 29 |
| RH1 | /A172 | 29 |
| RH2 | 2/A18 | 29 |
| | 5/A19 | |
| | //AN12/P3C | |
| | | - |
| | /AN13/P3B2 | |
| | S/AN14/P1C | |
| | /AN15/P1B2 | |
| RJ0/ | /ALE | 30 |
| RJ1/ | /OE | 30 |
| | WRL | |
| | /WRH | |
| | /BA0 | |
| | | |
| | <u>/CE</u> | |
| | / <u>LB</u> | |
| RJ7/ | /UB | 30 |
| Vdd | | 30 |
| Vdd | | 20 |
| | | |
| | | |
| | | 20 |
| | Descriptions | |
| | 18F6527/6622/6627/67221 | |
| PIC | 18F8527/8622/8627/87222 | 21 |
| PIR Regis | sters12 | 24 |
| PLL Freq | uency Multiplier | 33 |
| | PLL Oscillator Mode | |
| | with INTOSC | |
| | | |
| | e Power-on Reset. | 50 |
| | e Power-on Reset. | |
| PORTA | | |
| | ciated Registers13 | |
| Fund | ctions | 36 |
| LAT | A Register13 | 35 |
| | RTA Register13 | |
| | SA Register13 | |
| PORTB | | |
| | a siste al Da sistema da | 20 |
| | ciated Registers13 | |
| | ctions | |
| | B Register13 | |
| POF | TB Register13 | 37 |
| RB7 | RB4 Interrupt-on-Change | |
| | Flag (RBIF Bit) | 37 |
| TRIS | SB Register | |
| PORTC | | |
| | ciated Registers | 12 |
| | ciated Registers14 | |
| | ctions | |
| | C Register14 | |
| | RTC Register14 | |
| RC3 | 3/SCKx/SCLx Pin | 20 |
| | | |
| TRIS | SC Register14 | τU |

| PORTD | 158 |
|---|-----|
| Associated Registers | |
| Functions | 144 |
| LATD Register | 143 |
| PORTD Register | |
| TRISD Register | 143 |
| PORTE | |
| Analog Port Pins | 158 |
| Associated Registers | 148 |
| Functions | 147 |
| LATE Register | |
| PORTE Register | |
| PSP Mode Select (PSPMODE Bit) | 158 |
| RE0/RD Pin | |
| RE1/WR Pin | 158 |
| RE2/CS Pin | 158 |
| TRISE Register | 146 |
| PORTF | |
| Associated Registers | 150 |
| Functions | 150 |
| LATF Register | 149 |
| PORTF Register | 149 |
| TRISF Register | |
| PORTG | - |
| Associated Registers | 153 |
| Functions | |
| LATG Register | |
| PORTG Register | |
| TRISG Register | |
| PORTH | 101 |
| Associated Registers | 155 |
| Functions | |
| LATH Register | |
| PORTH Register | |
| TRISH Register | |
| PORTJ | 154 |
| Associated Registers | 157 |
| Functions | |
| | |
| LATJ Register | |
| PORTJ Register | |
| TRISJ Register | |
| Power-Managed Modes | |
| and A/D Operation | |
| and EUSART Operation | |
| and Multiple Sleep Commands | |
| and PWM Operation | |
| and SPI Operation | |
| Associated Registers | |
| Clock Transitions and Status Indicators | |
| Effects on Clock Sources | |
| Entering | |
| Exiting Idle and Sleep Modes | |
| by Interrupt | |
| by Reset | |
| by WDT Time-out | |
| Without a Start-up Delay | 48 |
| Idle Modes | |
| PRI_IDLE | - |
| RC_IDLE | |
| SEC_IDLE | 46 |
| | |

| Run Modes42 |
|--|
| PRI_RUN42 |
| RC_RUN |
| SEC_RUN |
| Sleep Mode |
| Summary (table) |
| Power-on Reset (POR)51 |
| Power-up Timer (PWRT)53 |
| Time-out Sequence53 |
| Power-up Delays |
| Power-up Timer (PWRT)40 Prescaler |
| Timer2 |
| Prescaler. Timer0 |
| Prescaler, Timer2 |
| PRI_IDLE Mode |
| PRI_RUN Mode42 |
| PRO MATE II Universal Device Programmer |
| Program Counter |
| PCL, PCH and PCU Registers |
| Program Memory |
| and Extended Instruction Set |
| Code Protection |
| Extended Microcontroller Mode63 |
| Instructions70 |
| Two-Word71 |
| Interrupt Vector63 Look-up Tables68 |
| Map and Stack (diagram)64 |
| Microcontroller Mode |
| Microprocessor Mode63 |
| Microprocessor with Boot Block Mode63 |
| Reset Vector |
| Program Verification and Code Protection |
| Associated Registers |
| PSP. See Parallel Slave Port. |
| Pulse-Width Modulation. See PWM (CCP Module) |
| and PWM (ECCP Module). |
| PUSH |
| PUSH and POP Instructions |
| PUSHL |
| PWM (CCP Module) Associated Registers186 |
| Duty Cycle |
| Example Frequencies/Resolutions |
| Period |
| Setup for PWM Operation185 |
| TMR2 to PR2 Match184 |
| TMR4 to PR4 Match |
| PWM (ECCP Module) |
| Associated Registers204 CCPR1H:CCPR1L Registers192 |
| Direction Change in Full-Bridge |
| Output Mode |
| Duty Cycle 193 |
| Effects of a Reset |
| Enhanced PWM Auto-Shutdown |
| Example Frequencies/Resolutions |
| Full-Bridge Application Example198 Full-Bridge Mode |
| Half-Bridge Mode |
| |

| Half-Bridge Output Mode |
|--|
| Applications Example |
| Operation in Power-Managed Modes |
| Operation with Fail-Safe Clock Monitor |
| Output Configurations |
| Output Relationships (Active-Low) |
| Period |
| Programmable Dead-Band Delay |
| Setup for PWM Operation 203 |
| Start-up Considerations 202 |
| TMR2 to PR2 Match 192 |
| Q |
| Q Clock |
| R |
| RAM. See Data Memory. |
| RC Oscillator |
| RCIO Oscillator Mode |
| RC IDLE Mode |
| RC_RUN Mode 43 |
| RCALL |
| RCON Register |
| Bit Status During Initialization56 |
| Register File |
| Registers |
| ADCON0 (A/D Control 0) |
| ADCON1 (A/D Control 1) |
| BAUDCONX (Baud Rate Control) |
| CCPxCON |
| (Capture/Compare/PWM Control) 179 |
| CCPxCON (Enhanced |
| Capture/Compare/PWM Control) 187 |
| CMCON (Comparator Control) |
| CONFIG1H (Configuration 1 High) |
| CONFIG2H (Configuration 2 High) |
| CONFIG2E (Configuration 2 Low) |
| CONFIGSL (Configuration 3 Low) |
| CONFIG4L (Configuration 4 Low) |
| CONFIG5H (Configuration 5 High) |
| CONFIG5L (Configuration 5 Low) |
| CONFIG6H (Configuration 6 High) 308 |
| CONFIG6L (Configuration 6 Low) 307 |
| CONFIG7H (Configuration 7 High) 310 |
| CONFIG7L (Configuration 7 Low) |
| CVRCON (Comparator Voltage |
| Reference Control) |
| DEVID1 (Device ID 1) |
| ECCPxAS (ECCP |
| Auto-Shutdown Control) |
| ECCPxDEL (Enhanced |
| PWM Configuration) |
| EECON1 (Data EEPROM Control 1) 112 |
| EECON1 (EEPROM Control 1) |
| HLVDCON (High/Low-Voltage |
| Detect Control) |
| INTCON (Interrupt Control) |
| INTCON2 (Interrupt Control 2) |
| INTCON3 (Interrupt Control 3) |
| IPR1 (Peripheral Interrupt Priority 1) |

| IPR3 (Peripheral Interrupt Priority 3)132 MEMCON (External Memory |
|--|
| Bus Control)98 |
| OSCCON (Oscillator Control) |
| OSCTUNE (Oscillator Tuning) |
| PIE1 (Peripheral Interrupt Enable 1)127 |
| PIE2 (Peripheral Interrupt Enable 2) |
| PIE3 (Peripheral Interrupt Enable 3) |
| PIR1 (Peripheral Interrupt |
| Request (Flag) 1) |
| PIR2 (Peripheral Interrupt |
| Request (Flag) 2) |
| PIR3 (Peripheral Interrupt |
| Request (Flag) 3)126 |
| |
| PSPCON (Parallel Slave |
| Port Control) |
| RCON (Reset Control) 50, 133 |
| RCSTAx (Receive Status and Control)249 |
| SSPxCON1 (MSSPx Control 1, |
| I ² C Mode)217 |
| SSPxCON1 (MSSPx Control 1, |
| SPI Mode) |
| SSPxCON2 (MSSPx Control 2, |
| I ² C Mode) |
| SSPxSTAT (MSSPx Status, |
| I ² C Mode) |
| SSPxSTAT (MSSPx Status, |
| SPI Mode) |
| STATUS |
| STKPTR (Stack Pointer)67 |
| |
| TOCON (Timoro Control) 161 |
| T0CON (Timer0 Control) |
| T1CON (Timer1 Control)165 |
| T1CON (Timer1 Control) |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 3 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 3 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 3 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 3 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 Power-up Timer (PWRT) 297 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 Power-up Timer (PWRT) 297 RETFIE 352 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 Power-up Timer (PWRT) 297 RETFIE 352 RETLW 353 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 Power-up Timer (PWRT) 297 RETFIE 352 RETLW 353 Return Address Stack 66 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 Power-up Timer (PWRT) 297 RETFIE 352 RETLW 353 Return Address Stack 66 Return Stack Pointer (STKPTR) 67 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 Power-up Timer (PWRT) 297 RETFIE 352 RETURN 353 Return Address Stack 66 Return Stack Pointer (STKPTR) 67 Revision History 427 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 Power-up Timer (PWRT) 297 RETFIE 352 RETURN 353 Return Address Stack 66 Return Stack Pointer (STKPTR) 67 Revision History 427 RLCF 353 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 Power-up Timer (PWRT) 297 RETFIE 352 RETLW 353 Return Address Stack 66 Return Stack Pointer (STKPTR) 67 Revision History 427 RLCF 353 |
| T1CON (Timer1 Control) 165 T2CON (Timer2 Control) 171 T3CON (Timer3 Control) 173 T4CON (Timer 4 Control) 177 TXSTAx (Transmit Status and Control) 248 WDTCON (Watchdog Timer Control) 313 RESET 351 Reset State of Registers 56 Resets 49, 297 Brown-out Reset (BOR) 297 Oscillator Start-up Timer (OST) 297 Power-on Reset (POR) 297 Power-up Timer (PWRT) 297 RETFIE 352 RETURN 353 Return Address Stack 66 Return Stack Pointer (STKPTR) 67 Revision History 427 RLCF 353 |

S

| SCKx | |
|-----------------------|--|
| SDIx | |
| SDOx | |
| SEC_IDLE Mode | |
| SEC_RUN Mode | |
| Serial Clock, SCKx | |
| Serial Data In (SDIx) | |

| Serial Data Out (SDOx) | 05 | | | |
|---|----|--|--|--|
| Serial Peripheral Interface. See SPI Mode. | | | | |
| SETF | | | | |
| Slave Select (SSx) | | | | |
| Slave Select Synchronization | | | | |
| SLEEP | | | | |
| Sleep | | | | |
| OSC1 and OSC2 Pin States | | | | |
| Sleep Mode | | | | |
| Software Simulator (MPLAB SIM) | | | | |
| Software Simulator (MPLAB SIM30) 37 | | | | |
| (MPLAB SIM30) | | | | |
| Special Event Trigger. | | | | |
| See Compare (CCP Mode). Special Event Trigger. | | | | |
| See Compare (ECCP Module). | | | | |
| Special Features of the CPU | 97 | | | |
| Special Function Registers | | | | |
| Map | | | | |
| SPI Mode (MSSP) | | | | |
| Associated Registers | | | | |
| Bus Mode Compatibility | | | | |
| Clock Speed, Interactions | | | | |
| Effects of a Reset | | | | |
| Enabling SPI I/O | | | | |
| Master Mode 2 | | | | |
| Master/Slave Connection | 09 | | | |
| Operation20 | 80 | | | |
| Operation in | | | | |
| Power-Managed Modes2 | 13 | | | |
| Serial Clock | 05 | | | |
| Serial Data In24 | 05 | | | |
| Serial Data Out2 | 05 | | | |
| Slave Mode 2 | 11 | | | |
| Slave Select 20 | | | | |
| Slave Select Synchronization2 | 11 | | | |
| SPI Clock2 | | | | |
| SSPxBUF Register 2 | | | | |
| SSPxSR Register 2 | | | | |
| Typical Connection | | | | |
| SSPOV | | | | |
| SSPOV Status Flag | 36 | | | |
| SSPxSTAT Register | | | | |
| R/W Bit | 20 | | | |
| SSx | 05 | | | |
| Stack Full/Underflow Resets | | | | |
| SUBFSR | | | | |
| SUBFWB | | | | |
| | - | | | |
| SUBULNK | | | | |
| SUBWF | | | | |
| SUBWFB | | | | |
| 300AFF | | | | |
| т | | | | |
| Table Pointer Operations (table) | | | | |
| Table Reads/Table Writes 68 | | | | |
| TBLRD | | | | |

| Timer0161 |
|---|
| Associated Registers163 |
| Operation162 |
| Overflow Interrupt163 |
| Prescaler163 |
| Prescaler Assignment (PSA Bit)163 |
| Prescaler Select (T0PS2:T0PS0 Bits) |
| Prescaler. See Prescaler, Timer0. |
| Reads and Writes in 16-Bit Mode |
| Source Edge Select (T0SE Bit) |
| |
| Source Select (TOCS Bit) |
| Switching Prescaler Assignment |
| Timer1 |
| 16-Bit Read/Write Mode167 |
| Associated Registers169 |
| Interrupt168 |
| Operation166 |
| Oscillator165, 167 |
| Layout Considerations168 |
| Overflow Interrupt 165 |
| Resetting, Using the CCP |
| Special Event Trigger |
| Special Event Trigger (ECCP) |
| TMR1H Register |
| TMR1L Register |
| Use as a Real-Time Clock |
| |
| Timer2 |
| Associated Registers |
| Interrupt |
| Operation171 |
| Output172 |
| PR2 Register 184, 192 |
| TMR2 to PR2 Match Interrupt 184, 192 |
| |
| Timer3 |
| Timer3 |
| • |
| Timer3 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 TMR3L Register 173 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 TMR3L Register 173 Timer4 177 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 TMR3L Register 173 Timer4 177 Associated Registers 178 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 173 TMR3H Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 Postscaler. See Postscaler, Timer4. 177 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 Postscaler. See Postscaler, Timer4. 177 PR4 Register 177 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 TMR3L Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 Postscaler. See Postscaler, Timer4. 177 Prescaler. See Prescaler, Timer4. 177 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 TMR3L Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 Postscaler. See Postscaler, Timer4. 177 Prescaler. See Prescaler, Timer4. 177 MR4 Register 177 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 TMR3L Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 Postscaler. See Postscaler, Timer4. 177 Prescaler. See Prescaler, Timer4. 177 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 TMR3L Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 Postscaler. See Postscaler, Timer4. 177 Prescaler. See Prescaler, Timer4. 177 MR4 Register 177 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 TMR3L Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 Postscaler. See Postscaler, Timer4. 177 Prescaler. See Prescaler, Timer4. 177 TMR4 Register 177 Timescaler. See Prescaler, Timer4. 177 TMR4 Register 177 Timescaler. See Prescaler, Timer4. 177 Prescaler. See Prescaler, Timer4. 177 Timer4 to PR4 Match Interrupt 177, 178 Timing Diagrams 177, 178 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 173 TMR3H Register 173 TMR3L Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 Postscaler. See Postscaler, Timer4. 177 Prescaler. See Prescaler, Timer4. 177 MR4 Register 177 MR4 Register 177 MR4 to PR4 Match Interrupt 177, 178 |
| Timer3 173 16-Bit Read/Write Mode 175 Associated Registers 175 Operation 174 Oscillator 173, 175 Overflow Interrupt 173, 175 Special Event Trigger (CCP) 175 TMR3H Register 173 TMR3L Register 173 Timer4 177 Associated Registers 178 MSSP Clock Shift 178 Operation 177 Postscaler. See Postscaler, Timer4. 177 Prescaler. See Prescaler, Timer4. 177 TIMR4 Register 177 TMR4 Register 177 Timer4. 177 Prescaler. See Prescaler, Timer4. 177 Prescaler. See Prescaler, Timer4. 177 TMR4 to PR4 Match Interrupt 177, 178 Timing Diagrams A/D Conversion 418 Asynchronous Reception 261 |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.177PR4 Register177TMR4 to PR4 Match Interrupt177, 178Timing DiagramsA/D Conversion418Asynchronous Reception261Asynchronous Transmission258 |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.177PR4 Register177Prescaler. See Prescaler, Timer4.177TMR4 to PR4 Match Interrupt177, 178Timing DiagramsA/D Conversion418Asynchronous Reception261Asynchronous Transmission258Asynchronous Transmission258 |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.PR4 Register177TMR4 Register177TMR4 Register177Prescaler. See Prescaler, Timer4.TMR4 Register177TMR4 Register177TMR4 to PR4 Match Interrupt177, 178Timing DiagramsA/D ConversionA/D Conversion418Asynchronous Reception261Asynchronous Transmission258Asynchronous Transmission258(Back to Back)258 |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.PR4 Register177TMR4 Register177Prescaler. See Prescaler, Timer4.TMR4 Register177Timing Diagrams177A/D Conversion418Asynchronous Reception261Asynchronous Transmission258Automatic Baud Rate Calculation256 |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.PR4 Register177TMR4 Register177TMR4 Register177Prescaler. See Prescaler, Timer4.TMR4 Register177Timing Diagrams4/D ConversionA/D Conversion418Asynchronous Reception261Asynchronous Transmission258Automatic Baud Rate Calculation256Auto-Wake-up Bit (WUE) During |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.PR4 Register177TMR4 to PR4 Match Interrupt177, 178Timing Diagrams418Asynchronous Reception261Asynchronous Transmission258Automatic Baud Rate Calculation256Auto-Wake-up Bit (WUE) During262 |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.PR4 Register177TMR4 Register177Prescaler. See Prescaler, Timer4.PR4 Register177Timing Diagrams177A/D Conversion418Asynchronous Reception261Asynchronous Transmission258Automatic Baud Rate Calculation256Auto-Wake-up Bit (WUE) During262Auto-Wake-up Bit (WUE) During Sleep262 |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.PR4 Register177TMR4 to PR4 Match Interrupt177, 178Timing Diagrams261Asynchronous Reception261Asynchronous Transmission258Automatic Baud Rate Calculation256Auto-Wake-up Bit (WUE) During262Baud Rate Generator with |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.PR4 Register177TMR4 to PR4 Match Interrupt177, 178Timing Diagrams418Asynchronous Reception261Asynchronous Transmission258Automatic Baud Rate Calculation256Auto-Wake-up Bit (WUE) During262Baud Rate Generator with Clock Arbitration233 |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift177Postscaler. See Postscaler, Timer4.PR4 Register177Prescaler. See Prescaler, Timer4.PR4 Register177Timing DiagramsA/D Conversion418Asynchronous Reception261Asynchronous Transmission258Automatic Baud Rate Calculation256Auto-Wake-up Bit (WUE) During262Baud Rate Generator with Clock Arbitration233BRG Overflow Sequence256 |
| Timer317316-Bit Read/Write Mode175Associated Registers175Operation174Oscillator173, 175Overflow Interrupt173, 175Special Event Trigger (CCP)175TMR3H Register173Timer4177Associated Registers178MSSP Clock Shift178Operation177Postscaler. See Postscaler, Timer4.PR4 Register177TMR4 to PR4 Match Interrupt177, 178Timing Diagrams418Asynchronous Reception261Asynchronous Transmission258Automatic Baud Rate Calculation256Auto-Wake-up Bit (WUE) During262Baud Rate Generator with Clock Arbitration233 |

| Brown-out Reset (BOR) 405 |
|---|
| Bus Collision During a Repeated Start Condition (Case 1) |
| Bus Collision During a Repeated |
| Start Condition (Case 2) |
| (SCLx = 0)242 Bus Collision During a Stop Condition |
| (Case 1) |
| (Case 2) |
| (SDAx Only) |
| Bus Collision for Transmit and Acknowledge |
| Capture/Compare/PWM |
| (All ECCP/CCP Modules) 407 |
| CLKO and I/O 402 |
| Clock Synchronization 226 |
| Clock/Instruction Cycle 69 |
| EUSART Synchronous Receive |
| (Master/Slave) |
| |
| EUSART Synchronous Transmission |
| (Master/Slave) 417 |
| Example SPI Master Mode (CKE = 0) 409 |
| Example SPI Master Mode (CKE = 1) 410 |
| Example SPI Slave Mode (CKE = 0) |
| Example SPI Slave Mode (CKE = 1) |
| External Clock (All Modes Except PLL) |
| |
| External Memory Bus for Sleep |
| (Microprocessor Mode) 105, 108 |
| External Memory Bus for TBLRD |
| (Extended Microcontroller Mode) |
| |
| External Memory Rus for IRIRD |
| External Memory Bus for TBLRD |
| (Microprocessor Mode) 107 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy Wait State (Microprocessor Mode) 104 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy Wait State (Microprocessor Mode) 104 Fail-Safe Clock Monitor (FSCM) 316 |
| (Microprocessor Mode) |
| (Microprocessor Mode) |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)294 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)294 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)294I ² C Acknowledge Sequence239 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)294I ² C Acknowledge Sequence239I ² C Bus Data413 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)(VDIRMAG = 1)294I ² C Acknowledge Sequence239I ² C Bus Data413I ² C Bus Start/Stop Bits413 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)(VDIRMAG = 1)294I ² C Acknowledge Sequence239I ² C Bus Data413I ² C Master Mode (7 or |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)(VDIRMAG = 1)294I ² C Acknowledge Sequence239I ² C Bus Data413I ² C Master Mode (7 or 10-Bit Transmission)237 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)(VDIRMAG = 1)294I ² C Acknowledge Sequence239I ² C Bus Data413I ² C Master Mode (7 or 10-Bit Transmission)237I ² C Master Mode (7-Bit Reception)238 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)(VDIRMAG = 1)294I ² C Acknowledge Sequence239I ² C Bus Data413I ² C Master Mode (7 or 10-Bit Transmission)237 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)(VDIRMAG = 1)294I ² C Acknowledge Sequence239I ² C Bus Data413I ² C Master Mode (7 or 10-Bit Transmission)237I ² C Master Mode (7-Bit Reception)238I ² C Slave Mode (10-Bit Reception,238 |
| (Microprocessor Mode)107External Memory Bus for TBLRD with 1 TcyWait State (Microprocessor Mode)104Fail-Safe Clock Monitor (FSCM)316First Start Bit Timing234Full-Bridge PWM Output197Half-Bridge PWM Output196High/Low-Voltage Detect Characteristics397High-Voltage Detect Operation(VDIRMAG = 1)(VDIRMAG = 1)294I ² C Acknowledge Sequence239I ² C Bus Data413I ² C Master Mode (7 or 10-Bit Transmission)237I ² C Master Mode (7-Bit Reception)238 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy Wait State (Microprocessor Mode) 104 Fail-Safe Clock Monitor (FSCM) 316 16 First Start Bit Timing 234 197 Half-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 1 ² C Bus Data 413 I ² C Bus Data 413 1 ² C Master Mode (7 or 10-Bit Transmission) 237 I ² C Master Mode (7-Bit Reception) 238 1 ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception) 238 1 ² C Slave Mode (10-Bit Reception) 223 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy Wait State (Microprocessor Mode) 104 Fail-Safe Clock Monitor (FSCM) 316 117 First Start Bit Timing 234 1197 Half-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 1 ² C Bus Data 413 I ² C Bus Data 413 1 ² C Master Mode (7 or 10-Bit Transmission) 237 I ² C Master Mode (7-Bit Reception) 238 1 ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception) 223 1 ² C Slave Mode (10-Bit Reception) 223 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy Wait State (Microprocessor Mode) 104 Fail-Safe Clock Monitor (FSCM) 316 117 First Start Bit Timing 234 1197 Half-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 1 ² C Bus Data 413 I ² C Bus Data 413 1 ² C Master Mode (7 or 10-Bit Transmission) 237 I ² C Master Mode (7-Bit Reception) 238 1 ² C Slave Mode (10-Bit Reception, 223 I ² C Slave Mode (10-Bit Reception, 223 1 ² C Slave Mode (10-Bit Reception, 223 I ² C Slave Mode (10-Bit Reception, 223 1 ² C Slave Mode (10-Bit Reception, 223 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 116 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) 237 I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception) 223 I ² C Slave Mode (10-Bit Reception) 223 I ² C Slave Mode (10-Bit Reception) 223 I ² C Slave Mode (10-Bit Reception) 224 I ² C Slave Mode (10-Bit Reception) 224 I ² C Slave Mode (10-Bit Transmission) 224 I ² C Slave Mode (10-Bit Transmission) 224 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 105 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 1 ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 1 ² C Master Mode (7 or 10-Bit Transmission) 237 I ² C Slave Mode (10-Bit Reception) 238 1 ² C Slave Mode (10-Bit Reception, SEN = 0) 223 I ² C Slave Mode (10-Bit Reception, SEN = 1) 228 1 ² C Slave Mode (10-Bit Transmission) 224 I ² C Slave Mode (10-Bit Reception, SEN = 0) 224 1 ² C Slave Mode (7-bit Reception, 224 I ² C Slave Mode (7-Bit Reception, SEN = 0) 224 1 ² C Slave Mode (7-Bit Reception, SEN = 0) 224 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 116 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, 224 I ² C Slave Mode (7-bit Reception, SEN = 0) 221 I ² C Slave Mode (7-Bit Reception, SEN = 0) 221 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 116 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, 224 I ² C Slave Mode (10-Bit Reception, 224 I ² C Slave Mode (10-Bit Reception, 224 I ² C Slave Mode (7-bit Reception, SEN = 0) 221 I ² C Slave Mode (7-bit Reception, SEN = 0) 221 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Reception, SEN = 1) |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 116 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, 224 I ² C Slave Mode (7-bit Reception, SEN = 0) 221 I ² C Slave Mode (7-Bit Reception, SEN = 0) 221 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 116 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, 224 I ² C Slave Mode (7-bit Reception, SEN = 0) 221 I ² C Slave Mode (7-Bit Reception, SEN = 0) 221 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Reception, SEN = 1) 222 I ² C Slave Mode (7-Bit Transmission) </td |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 116 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception, SEN = 0) SEN = 0) 223 I ² C Slave Mode (10-Bit Transmission) 224 I ² C Slave Mode (7-bit Reception, SEN = 1) I ² C Slave Mode (7-Bit Reception, SEN = 0) 221 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Reception, SEN = 1) 222 |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 116 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) 237 I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception, SEN = 0) 223 I ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, 224 I ² C Slave Mode (7-bit Reception, 228 I ² C Slave Mode (10-Bit Transmission) 224 I ² C Slave Mode (7-Bit Reception, SEN = 0) 221 I ² C Slave Mode (7-Bit Reception, SEN = 1) 228 I ² C Slave Mode (7-Bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Transmission) 222 </td |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 116 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) 237 I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception) 228 I ² C Slave Mode (10-Bit Reception) 228 I ² C Slave Mode (10-Bit Reception, SEN = 0) 221 I ² C Slave Mode (7-bit Reception, SEN = 0) 221 I ² C Slave Mode (7-bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Transmission) 222 I ² C Slave Mode (7 or 10-Bit Address Sequence (7 or 10-Bit Address Sequence (7 or 10-Bit Address Sequence (7 or 10- |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy Wait State (Microprocessor Mode) 104 Fail-Safe Clock Monitor (FSCM) 316 16 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) 237 I ² C Slave Mode (10-Bit Reception) 238 1 ² C Slave Mode (10-Bit Reception, SEN = 0) 223 1 ² C Slave Mode (10-Bit Reception, 228 I ² C Slave Mode (10-Bit Reception, SEN = 0) 221 1 ² C Slave Mode (7-bit Reception, SEN = 0) 221 I ² C Slave Mode (7-bit Reception, SEN = 1) 227 1 ² C Slave Mode (7-Bit Transmission) 222 I ² C Slave Mode (7 or 10-Bit Address Sequence (7 or 10-Bit Address Sequence (7 or 10-Bit Address Mode) |
| (Microprocessor Mode) 107 External Memory Bus for TBLRD with 1 Tcy 104 Fail-Safe Clock Monitor (FSCM) 116 First Start Bit Timing 234 Full-Bridge PWM Output 197 Half-Bridge PWM Output 196 High/Low-Voltage Detect Characteristics 397 High-Voltage Detect Operation (VDIRMAG = 1) 294 I ² C Acknowledge Sequence 239 I ² C Bus Data 413 I ² C Bus Start/Stop Bits 413 I ² C Bus Start/Stop Bits 413 I ² C Master Mode (7 or 10-Bit Transmission) 237 I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception) 238 I ² C Slave Mode (10-Bit Reception) 228 I ² C Slave Mode (10-Bit Reception) 228 I ² C Slave Mode (10-Bit Reception, SEN = 0) 221 I ² C Slave Mode (7-bit Reception, SEN = 0) 221 I ² C Slave Mode (7-bit Reception, SEN = 1) 227 I ² C Slave Mode (7-Bit Transmission) 222 I ² C Slave Mode (7 or 10-Bit Address Sequence (7 or 10-Bit Address Sequence (7 or 10-Bit Address Sequence (7 or 10- |

| Parallel Slave Port |
|--|
| (PIC18F8527/8622/8627/8722)408 |
| Parallel Slave Port (PSP) Read160 |
| Parallel Slave Port (PSP) Write |
| Program Memory Read 403 |
| Program Memory Write 404 |
| PWM Auto-Shutdown (P1RSEN = 0, |
| Auto-Restart Disabled) |
| PWM Auto-Shutdown (P1RSEN = 1, |
| Auto-Restart Enabled) |
| PWM Direction Change |
| PWM Direction Change at |
| Near 100% Duty Cycle 199 |
| PWM Output184 |
| Repeated Start Condition |
| Reset, Watchdog Timer (WDT), |
| Oscillator Start-up Timer (OST) and |
| Power-up Timer (PWRT) |
| Send Break Character Sequence |
| Slave Synchronization |
| Slow Rise Time (MCLR Tied to VDD, |
| VDD Rise > TPWRT) |
| SPI Mode (Master Mode) |
| SPI Mode (Master Mode) |
| |
| SPI Mode (Slave Mode, CKE = 1)212 |
| Synchronous Reception (Master Mode, SREN) |
| |
| Synchronous Transmission |
| Synchronous Transmission |
| (Through TXEN) |
| Time-out Sequence on POR w/PLL |
| Enabled (MCLR Tied to VDD)55 |
| Time-out Sequence on Power-up |
| (MCLR Not Tied to VDD, Case 1) |
| Time-out Sequence on Power-up |
| (MCLR Not Tied to VDD, Case 2) |
| Time-out Sequence on Power-up (MCLR |
| Tied to VDD, VDD Rise < TPWRT)54 |
| Timer0 and Timer1 External Clock |
| Transition for Entry to Idle Mode46 |
| Transition for Entry to SEC_RUN Mode43 |
| Transition for Entry to Sleep Mode45 |
| Transition for Two-Speed Start-up |
| (INTOSC to HSPLL) |
| Transition for Wake from Idle to Run Mode46 |
| Transition for Wake from Sleep (HSPLL) |
| Transition from RC_RUN Mode to |
| PRI_RUN Mode44 |
| Transition from SEC_RUN Mode to |
| PRI_RUN Mode (HSPLL)43 |
| Transition to RC_RUN Mode |
| Typical Opcode Fetch, 8-bit Mode |
| Timing Diagrams and Specifications |
| A/D Conversion Requirements |
| AC Characteristics |
| Internal RC Accuracy |
| Capture/Compare/PWM Requirements |
| (All ECCP/CCP Modules) |
| |

| CLKO and I/O Requirements 4 EUSART Synchronous Receive | 02, | 403 |
|---|-------|-------|
| Requirements | | 417 |
| Requirements Example SPI Mode Requirements | | 417 |
| (Master Mode, CKE = 0) | | 409 |
| Example SPI Mode Requirements (Master Mode, CKE = 1) | | 410 |
| Example SPI Mode Requirements (Slave Mode, CKE = 0) | | 411 |
| Example SPI Slave Mode Requirements (CKE = 1) | | 112 |
| Euternal Clask Barwinemante | | 400 |
| External Clock Requirements | | |
| I ² C Bus Data Requirements (Slave Mode) | ••••• | 414 |
| I ² C Bus Start/Stop Bits Requirements (Slave Mode) | | 413 |
| Master SSP I ² C Bus Data Requirements | | 416 |
| Master SSP I ² C Bus Start/Stop Bits | | |
| Requirements | ••••• | 415 |
| Parallel Slave Port Requirements | | |
| (PIC18F8527/8622/8627/8722) | | |
| PLL Clock | | |
| Program Memory Write Requirements | | 404 |
| Reset, Watchdog Timer, | | |
| Oscillator Start-up Timer, | | |
| Power-up Timer and | | |
| Brown-out Reset Requirements | | 405 |
| Timer0 and Timer1 External | | |
| Clock Requirements | | 406 |
| Top-of-Stack Access | | |
| TRISE Register | | |
| PSPMODE Bit | | 158 |
| TSTFSZ | | |
| Two-Speed Start-up | | |
| IESO (CONFIG1H<7>), Internal/External | , | 014 |
| Oscillator Switchover Bit | | 200 |
| Two-Word Instructions | | 233 |
| Example Cases | | 71 |
| TXSTAx Register | | . / 1 |
| BRGH Bit | | 251 |
| w | | |
| Watchdog Timer (WDT) 2 | 07 | 312 |
| Associated Registers | .57, | 313 |
| Control Register | | |
| During Oscillator Failure | | |
| Programming Considerations | | |
| WCOL | | |
| | | |
| WCOL Status Flag | | |
| WWW, On-Line Support | ••••• | 5 |

Χ

| XORLW | 361 |
|-------|---------|
| | |

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

042003

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| To: | Technical Publications Manager | Total Pages Sent | | | | |
|--|--|--|--|--|--|--|
| RE: | Reader Response | | | | | |
| From | : Name | | | | | |
| | Company | | | | | |
| | Address | | | | | |
| | City / State / ZIP / Country | | | | | |
| | Telephone: () | FAX: () | | | | |
| Application (optional): | | | | | | |
| Would you like a reply?YN | | | | | | |
| Devid | Device: PIC18F6527/6622/6627/6722 Literature Number: DS39646B PIC18F8527/8622/8627/8722 | | | | | |
| Ques | tions: | | | | | |
| 1. V | Vhat are the best features of this doo | cument? | | | | |
| _ | | | | | | |
| 2. ⊦ | 2. How does this document meet your hardware and software development needs? | | | | | |
| - | | | | | | |
| 3. E | Do you find the organization of this document easy to follow? If not, why? | | | | | |
| _ | | | | | | |
| 4. V | . What additions to the document do you think would enhance the structure and subject? | | | | | |
| _ | | | | | | |
| _ | | | | | | |
| 5. V | Vhat deletions from the document co | ould be made without affecting the overall usefulness? | | | | |
| _ | | | | | | |
| 6. ls | s there any incorrect or misleading ir | nformation (what and where)? | | | | |
| | o. To there any meened of millionaling merination (what and where): | | | | | |
| _ | | | | | | |
| How would you improve this document? | | | | | | |
| | | | | | | |
| _ | | | | | | |
| _ | | | | | | |

PIC18F8722 FAMILY PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART N Devic | - $+$ $+$ $+$ $-$ | Examples: a) PIC18LF6622-I/PT 301 = Industrial temp., TQFP package, Extended VDD limits, QTP pattern #301. |
|----------------------|--|---|
| Device | PIC18F6527/6622/6627/6722 ⁽¹⁾ , PIC18F8527/8622/8627/8722 ⁽¹⁾ , PIC18F6527/6622/6627/6722T ⁽²⁾ , PIC18F8527/8622/8627/8722T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF6627/6722 ⁽¹⁾ , PIC18LF8627/8722 ⁽¹⁾ , PIC18LF6627/6722T ⁽²⁾ , PIC18LF8627/8722T ⁽²⁾ ; VDD range 2.0V to 5.5V | b) PIC18LF6722-E/PT = Extended temp., TQFP package, standard VDD limits. |
| Temperature Range | I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended) | |
| Package | PT = TQFP (Thin Quad Flatpack) | Note 1: F = Standard Voltage Range LF = Wide Voltage Range |
| Pattern | QTP, SQTP, Code or Special Requirements (blank otherwise) | 2: T = in tape and reel TQFP packages only. |



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Qingdao Tel: 86-532-502-7355 Fax: 86-532-502-7205 ASIA/PACIFIC

India - Bangalore Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

Japan - Kanagawa Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Kaohsiung Tel: 886-7-536-4818

Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Taiwan - Hsinchu Tel: 886-3-572-9526 Fax: 886-3-572-6459

EUROPE

Austria - Weis Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark - Ballerup Tel: 45-4450-2828 Fax: 45-4485-2829

France - Massy Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Ismaning Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

England - Berkshire Tel: 44-118-921-5869 Fax: 44-118-921-5820

10/20/04